This work presents a dynamic biasing topology capable of linearizing a Class-C power amplifier (PA). The topology utilizes a control loop that senses the operating conditions of the power device by means of a scaled replica. The loop operates on the principle of keeping the conduction angle constant and thereby ensuring linearity. The work details some of the design considerations that should prove useful to a designer wanting to implement the topology in an RF integrated circuit. Measurement results from a fully-functional low-frequency prototype bring merit to the topology.


Electrical and Computer Engineering

Number of Pages


Publisher statement

Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.



URL: https://digitalcommons.calpoly.edu/eeng_fac/334