As the number of transistors in microprocessors increases, their power demand increases accordingly. This poses design challenges for their power supply module called VRM (Voltage Regulator Module) especially when operated at sub voltage range. This paper presents the design of a new multiphase multi-interleaving topology that addresses these challenges. A lab scaled hardware prototype of the new topology shows improved load regulation, output voltage ripple and dynamic response time compared to a commercially available power supply module.


Electrical and Computer Engineering

Publisher statement

Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.



URL: https://digitalcommons.calpoly.edu/eeng_fac/218