New CMOS Universal Constant-$Gm$ Input Stage

Vladimir I. Prodanov* & Michael M. Green+
prodanov@physics.bell-labs.com green@ece.uci.edu

* Silicon Circuits Research Dept., Lucent Tech., Bell Laboratories, Murray Hill, NJ
+ Dept. of Electrical and Computer Engineering, University of California, Irvine, CA

Abstract—Conceptually new constant-gm input-stage architecture is presented. It provides near constant net transconductance independent of transistor operating region - strong, moderate or weak inversion. One possible implementation of the proposed architecture is discussed in details. Its operation has been experimentally verified. Results from performed measurements are included.

1 Introduction

One way to achieve near rail-to-rail operation of an op-amp which is to be used in unity-gain configuration is to employ a complementary input stage. The simplest such stage consists of an n-channel and p-channel diff-pairs driven in parallel. This simple input stage however is rarely used because its net transconductance $g_{mT}$ varies by a factor of two over the common-mode input range. In mid-supply, where both pairs operate, the net transconductance is given by:

$$g_{mT} = g_{mnp} + g_{mpo}$$

where $g_{mnp}$ and $g_{mpo}$ denote respectively the nominal transconductance of the n-channel and p-channel differential pairs. However, when the input common-mode voltage approaches $V_{sup}$ (ground) the p-channel (n-channel) pair is not functioning and $g_{mT}$ reduces to $g_{mpo}$ ($g_{mnp}$) respectively. This variation does not allow optimal frequency compensation of multi-stage op-amps. This effect has been discussed extensively elsewhere [2].

In the last several years a few input stage topologies with reduced $g_{mT}$-variation have been reported. Those structures are often referred to as “constant-$g_m$ rail-to-rail” input stages. Most of these circuits are either “strong-inversion” [1],[2],[8] or “weak-inversion” architectures [7],[9]. That is: they can provide near constant net transconductance in strong or weak inversion mode of operation, but not in both of them.

An interesting input topology was reported in [3]. It was designed to provide low $g_{mT}$-variation in weak as well as strong inversion mode of operation. Architectures having such a property are called “universal”. This structure appears to be the first attempt of a design of a universal input stage. This structure can be viewed as being comprised of a pair of constant-$g_m$ weak-inversion input stages connected in parallel (see Fig. 1(a)). When this topology is operated in weak inversion, its transconductance remains constant over the entire rail-to-rail input common-mode range. When it is operated in strong inversion within the corresponding transition region, the region where the switching between pairs occurs, the transconductance of each stage exhibits an increase of 40% from its nominal value (see Fig. 1(b)). However, since the two “bumps” do not coincide they cause only a 20% variation in the total transconductance.

In this paper we describe alternative way of configuring universal constant-$g_m$ input stage. The proposed circuit was fabricated via MOSIS. Measured results are presented.

2 New Class of Universal Constant-$Gm$ Input Stages

As mentioned in the introduction there are many different CMOS rail-to-rail input stages. They all, however, have a common feature:

Their net transconductance is the sum of two (or more) individual transconductances, each a non-negative function of the input common-mode voltage.
Proposed constant-gm architecture.

Theoretically, there exists another alternative:

Constant net transconductance formed as a sum of positive as well as negative individual transconductances.

In this section, we will discuss the implementation and the properties of rail-to-rail input stages whose operation is based upon the above-stated general idea.

2.1 The Architecture

Fig. 2 shows the conceptual schematic of an input stage, whose flat transconductance is achieved by combining two positive (those of the diff. pair stages) transconductances and a suitably chosen negative transconductance. The negative one is contributed by the additional stage labeled "augmenting stage." Clearly, any implementation of this general architecture would require at least three differential pairs driven in parallel.

To implement the general Fig. 2 topology we first need to design a differential stage whose transconductance is non-zero only in the mid-supply region. Such a circuit is shown in Fig. 3(a). It utilizes an n-channel and a p-channel diff. pair. The n-channel pair is the core of the augmenting stage, while the p-channel one is embedded into the branch providing the biasing.

The operation of the Fig. 3(a) structure can be explained as follows. For low common-mode input voltages transistor \( M_7 \) is biased in saturation. Thus, the presence of the p-channel pair will not alter the operation of the \( M_6-M_7 \) branch and the current conducted by the diode-connected transistor \( M_4 \) would be \( I_0 \). In this region, the operation of the input stage as well as the variation of its transconductance will be identical to that of an n-channel diff. pair with regular (constant) biasing (e.g. Fig. 3(b)) and will be solely determined by the operating region (saturation or triode) of \( M_3 \).

In the mid-supply region \( M_7 \) as well as \( M_3 \) will be in saturation. Thus, the tail current will take its nominal \( I_0 \) value and the transconductance in this region will be almost constant and equal to \( gm_n(I_0) \) (see the equivalent circuit). As the input common-mode voltage approaches the supply rail, due to the presence of the p-channel diff. pair, \( M_7 \) will go into the triode region. The current conducted by this transistor \( (I_p) \) is mirrored by the fully operational (in this region) \( M_3 - M_4 \) current mirror (e.g. Fig. 3(d)) and provided as a bias current for the n-channel diff. pair. As \( I_p \) reduces, so does the transconductance of the n-channel pair \( gm_n(I_0) = gm_p(I_p) \) for any value of \( I \).

The configured constant-gm input stage is shown in Fig. 4. For proper operation all transistors comprising the augmenting stage should be made identical to the corresponding complementary stage transistors. It is important to note that the input terminals of the augmenting stage are interchanged when compared to those of the complementary stage. Thus, the small-signal currents of the augmenting and complementary stage will be 180° out of phase, which is equivalent to a negative gm-contribution from the augmenting stage.

The individual transconductances as well as the net transconductance of the Fig. 4 input stage for all five distinct common-mode regions are summarized in Table 1. This table clearly shows that the input stage can have constant transconductance over the entire common-mode input range provided the n-channel transistors have the same \( gm - I \) relation as that of the p-channel transistors; i.e.,

\[
gm_n(I) = gm_p(I) \quad \text{for any value of } I
\]

Note that the actual \( gm \) vs. \( I \) relation is not important. This suggests that the developed input stage can potentially provide constant net transconductance independently of the operating mode (strong, moderate or weak...
all augmenting stage transistors are matched to the corresponding complementary stage transistors

Figure 4: Schematic of proposed universal constant-gm input stage.

Table 1: Summary of the transconductances of Fig. 4 circuit for all five distinct common-mode regions.

*TRANSCONDUCTANCE OF*

<table>
<thead>
<tr>
<th>Regions of Operation</th>
<th>Complementary Non-Pair Stage</th>
<th>Augmenting Stage</th>
<th>Constant-Gm Input Stage</th>
</tr>
</thead>
<tbody>
<tr>
<td>near-ground</td>
<td>$g_{m1}/I_{o1}$</td>
<td>$g_{m1}/I_{o1}$</td>
<td>$g_{m1}/I_{o1}$</td>
</tr>
<tr>
<td>transition (low common-mode)</td>
<td>$g_{m1}/I_{o1} + g_{m2}/I_{o2}$</td>
<td>$g_{m1}/I_{o1}$</td>
<td>$g_{m1}/I_{o1}$</td>
</tr>
<tr>
<td>mid-supply</td>
<td>$g_{m1}/I_{o1} + g_{m2}/I_{o2}$</td>
<td>$g_{m1}/I_{o1}$</td>
<td>$g_{m1}/I_{o1}$</td>
</tr>
<tr>
<td>transition (high common-mode)</td>
<td>$g_{m1}/I_{o1} + g_{m2}/I_{o2}$</td>
<td>$g_{m1}/I_{o1}$</td>
<td>$g_{m1}/I_{o1}$</td>
</tr>
<tr>
<td>near-supply</td>
<td>$g_{m1}/I_{o1}$</td>
<td>$g_{m1}/I_{o1}$</td>
<td>$g_{m1}/I_{o1}$</td>
</tr>
</tbody>
</table>

Figure 5: High-swing gain stage used in the input stage evaluation.

The input stage was connected (externally) to a high-swing gain stage and its net transconductances was measured for thirty different points over the common-mode (0 - 3V) input range. The schematic of the used gain stage is shown in Fig. 5. This circuit exhibits output resistance comparable to that of a cascode. Its output swing however is better than that of commonly used "high-swing" architecture. More details about this structure and its principle of operation can be found in [10].

To demonstrate the universal nature of this input stages the net transconductance of Fig. 4 input stage was measured for two different bias currents (40μA and 11μA). Fig. 6 shows a plot of the variation of its net transconductance expressed as percentage of the nominal transconductance value. Performed calculations, using data provided for run, showed that the observed variation is mainly due to the non identical and common-mode dependent slope factors ($n_n$ and $n_p$) rather than $\beta$-mismatch.

Since the transconductance of an MOS transistor in strong inversion is proportional to $1/\sqrt{n}$ while in weak inversion is proportional to $1/n$, the slightly larger gm-variation in the
11μA case is additional proof of the fact that the transconductance variation is due to slope-factor mismatch.

The input offset voltage of the unbuffered op-amp configured by connecting Fig. 4 input stage to Fig. 5 gain stage was measured as well. Its value as a function of the input common-mode voltage is plotted in Fig. 7. In general, a common-mode dependent offset is created whenever there is a mismatch between a pair of “matched” transistors and their bias currents vary with the common-mode voltage. Such pairs of transistors are present in both the input stage (the diff. pair transistors) and the gain stage. Thus, the measured offset is an aggregate of the input-stage and the gain-stage offsets. Since transistor mismatches and thus the resulting offsets are random, one would need to take data over many chips in order to draw definite conclusions from the Fig. 7 plots.

3 Conclusions

CMOS op-amp input-stage architecture is presented. It has a rail-to-rail operating range with near constant transconductance. Unlike most such circuits, the variation of its net transconductance is little sensitive to the operating mode of the used MOS transistors (weak, moderate or strong inversion). The proposed circuit was fabricated and measured. Experimental results showed that the transconductance of this input stage exhibits some 5% variation over common-mode range. Most of this variation can be attributed to mismatch of transistor slope factors.

References


