

Digital Graphic Equalizer Implemented Using an FPGA

by

Anthony Giardina

Senior Project

ELECTRICAL ENGINEERING DEPARTMENT

California Polytechnic State University

San Luis Obispo

2012

Table of Contents

List of Figures, Tables, and Equations.....	4
Abstract:	6
Chapter 1: introduction	6
Chapter 2: Requirements and Specifications.....	7
Chapter 3: Functional Decomposition & Description.....	8
Theory of Operation:	8
Top Level Block Diagram:.....	8
System Level Block Diagram:.....	9
Component Identification:.....	10
Chapter 4: Hardware Design.....	13
Interface Cable	13
Peripheral Board.....	15
Description	15
Schematic.....	15
Layout	15
Components	25
Implementation, Testing, and Rework.....	28
Atlys FPGA Development Board	32
Specification	32
Implementation Issues.....	32
Power Estimation	35
Chapter 5: Firmware Design	36
Firmware Development Toolchain	36
Top level Firmware Overview	37
Top Level Firmware Block Diagram	37
Top level timing diagram.....	39
System Level Clock Distribution	39
Firmware Modules	40
audioProcessor	40
ledDriver.....	40
adcDriver	41
clockDivider	42
interfaceDriver2.....	42
cmdBank.....	43

frameBuilder.....	43
codecDriver	43
summer9x2ch.....	45
gainAtten.....	46
lut.....	47
ledLut	48
multiplier.....	48
clockManager	49
f1_48K through f9_48K	50
Appendix A: VHDL Source Code	53
Appendix B: Matlab Source Code.....	100
Appendix C: FIR Filter Coefficients	104
Appendix D: Cost and Scheduling.....	120
Appendix E: References	121

List of Figures, Tables, and Equations

Figure 1: Top Level Block Diagram	8
Figure 2: System Level Block Diagram	9
Figure 3: Assembled view of graphic equalizer for component identification	10
Figure 4: Disassembled view of graphic equalizer for component identification	10
Figure 5: AC-DC Power Supply	11
Figure 6: Bottom View of assembled graphic equalizer for component identification	11
Figure 7: Interface connector, with pin numbers shown	13
Figure 8: Peripheral Interface Schematic, page 1: Pin header, driver, and linear regulator	16
Figure 9: Peripheral Interface Schematic, page 2: slide potentiometers, ADC, and analog references	17
Figure 10: Peripheral Interface Schematic, page 3: LED drivers	18
Figure 11: Peripheral Interface Schematic, page 4: LED drivers	19
Figure 12: Peripheral Interface Schematic, page 5: LED drivers	20
Figure 13: Peripheral Interface Board Artwork, top layer copper and silkscreen.....	21
Figure 14: Peripheral Interface Board Artwork, bottom layer copper and silkscreen	22
Figure 15: Peripheral Interface Board Artwork, top layer solder mask.....	23
Figure 16: Peripheral Interface Board Artwork, bottom layer solder mask	24
Figure 17: TLC59281 LED Driver serial bus voltage levels.....	25
Figure 18: TLC541L ADC serial bus voltage levels	27
Figure 19: Rework #1: +5V_REG and +5V nets connected with wire.....	29
Figure 20: Rework #2: Jumper soldered onto slide potentiometers to connect wiper to ADC input.....	29
Figure 21: Peripheral board, fully populated, top view.....	30
Figure 22: Peripheral board, fully populated, bottom view	31
Figure 23: Supply noise on LM4550, pin 9, VDD2. CH1 connected to pin 9 of LM4550.....	33
Figure 24: Rework #3: L1 replaced by solder bridge, and additional capacitor added in parallel to C27	34
Figure 25: Output of Atlys test program, showing 300kHz noise on LM4550 line-out port. CH1: irrelevant, CH2: LM4550 line-out, M: FFT of CH2	34
Figure 26: Loopback test of LM4550, showing 340kHz noise on line-out port. CH1: Line-in. CH2: line-out. M: FFT of CH2	35
Figure 27: Firmware development design flow	36
Figure 28: Top level block diagram of firmware	38
Figure 29: Top level timing diagram.....	39
Figure 30: audioProcessor black box	40
Figure 31: ledDriver black box	40
Figure 32: Timing diagram for the TLC59281.....	41
Figure 33: adcDriver black box.....	41
Figure 34: Timing diagram for the TLC541.....	41
Figure 35: clockDivider black box.....	42
Figure 36: interfaceDriver2 black box	42
Figure 37: cmdBank black box	43
Figure 38: frameBuilder black box	43
Figure 39: codecDriver black box	44
Figure 40: Timing diagram for LM4550	44
Figure 41: Block diagram of LM4550.....	45
Figure 42: summer9x2ch black box.....	45

Figure 43: gainAtten black box.....	46
Figure 44: Scaled integer multiplication process	46
Figure 45: lut black box.....	47
Figure 46: lut module transfer function	47
Figure 47: scaled integer multiplication/division error analysis	47
Figure 48: error for scaled integer multiplication/division vs. two inputs	48
Figure 49: ledLut black box	48
Figure 50: multiplier black box.....	48
Figure 51: clockManager black box	49
Figure 52: f1-48k through f9-48k black box.....	50
Figure 53: Magnitude response of FIR filters.....	52
Equation 1: Wavelength calculation for TLC59281 serial bus.....	26
Equation 2: Drive current calculation for TLC59281 programming resistor selection	26
Equation 3: ADC precision calculation.....	26
Equation 4: Wavelength calculation for TLC541L serial bus.....	27
Table 1 Graphic Equalizer Requirements and Specifications	7
Table 2: Description of components	11
Table 3: Interface Cable Pin out	13
Table 4: PCB Artwork Color Legend.....	15
Table 5: 3.3V current estimation for peripheral board	35
Table 6: 5V current estimation for peripheral board	35
Table 7: Software used for the firmware design flow	37
Table 8: multiplier IP CORE configuration information	49
Table 9: clockManager IP CORE configuration information	49
Table 10: FIR Filter specifications	50
Table 11: FIR filter coefficient naming scheme	51
Table 12: Bill of Materials and Total Cost	120
Table 13: Gantt chart showing actual project progress	121

Abstract:

A graphic equalizer is a device that adjusts the tonal quality of an audio signal [1]. When sound is converted from a digital format to analog sound waves, there are amplification and transducing steps in-between the two formats. Common devices to perform these tasks are speakers, amplifiers, DACs, etc. Many of these devices exhibit a non-uniform frequency response over the range of human hearing. Thus, it is possible that certain frequency ranges of the audio signal will be amplified and others will be attenuated. To counteract this, an audio equalizer can be used to boost and attenuate certain frequency ranges within the signal, to counteract the undesirable response of the playback equipment. The equalizer can also be used to attenuate or amplify frequency ranges in the signal that the user finds desirable, such as boosting the bass or attenuating ranges common to certain instruments. In this way, a graphic equalizer provides the user with a highly customizable and intuitive audio experience.

Chapter 1: introduction

This project seeks to implement the functionality of a graphic equalizer on a physical hardware platform, for the processing of real time audio signals, using digital signal processing techniques. For this project, there are four main sections of design: signal processing hardware, signal processing firmware, peripheral hardware, and peripheral interfacing firmware. The end goal for the project is to implement a hardware system that is capable of performing an audio equalizing function on real-time signals. It should be able to do this fast enough that the user cannot hear the delay caused by the signal processing.

The traditional approach to creating consumer-grade audio equalizers is to use a bank of analog FIR filters [2]. Typically, the low and high frequencies are handled by 1st order high and low-pass "shelving filters." The other bands are each modified by individual band-pass filters. These filters are typically of the second order type. This requires precision analog components, and component matching. The approach used in this project is to implement these filters digitally. A digital implementation of these filters will create a system that requires less tuning, and is less likely to have its performance change over time. This methodology also has the possibility to reduce cost and system complexity, as the implementation of digital systems becomes cheaper.

Chapter 2: Requirements and Specifications

Most of the requirements for the project were chosen based on existing specifications for entry-level graphic equalizer systems that are currently being manufactured. Table 1 shows the initial requirements and specifications for this project.

Table 1 Graphic Equalizer Requirements and Specifications

Marketing Requirements	Engineering Specifications	Justification
1	The equalizer should have a minimum of nine frequency bands that can be adjusted.	Typically, graphic equalizers have at least 9 frequency bands that can be adjusted. Many of the higher scale models have more bands. Without an adequate number of bands, the user may not be able to achieve the frequency response that they desire.
1	The attenuation/amplification of each frequency band should have a minimum range of +/-12dB.	+/- 12dB allows for an amplitude amplification of 4x, or an attenuation of 0.25x. This allows reasonable manipulation of the signal, without causing extreme rescaling of the signal.
2	As a user input, the system should have one physical adjustment knob or slider to adjust the amplification/attenuation for each individual frequency band.	Knobs and sliders are quick to operate, and they are intuitive for users.
3	Each band should have a graphic indicator of the peak amplitude in that frequency band, taken as a time average.	Physical displays cannot update fast enough to display real-time information, and the calculation of real-time information would take significant processing power. Thus, a less frequently updated, time averaged signal is appropriate.
4	For audio input and output connections, standard stereo (three conductor) 3.5mm jacks are to be used.	These connections are available on most consumer audio equipment, and will make interfacing easy.
4	The system should use line level signals for both the audio input and audio output.	This will make interfacing with consumer devices easy, as most devices output line level signals, and most amplifiers can accept line level signals as an input.
1	The system should have a time delay of 45 microseconds or less	This is equivalent to 2 sampling periods of the audio signal, and should be sufficient to for real-time audio processing.
Marketing Requirements <ol style="list-style-type: none"> 1. The system should implement a graphic equalizer functionality for audio signals. 2. The system should have easy to manipulate user controls, to adjust the desired frequency response. 3. The system should have a graphic output that displays the peak amplitude of each frequency band. 4. The system should interface with other standard audio equipment. 		

Chapter 3: Functional Decomposition & Description

Theory of Operation:

This project implements the functionality of a graphic equalizer on a DSP-optimized FPGA. By nature, FPGAs are able to handle many tasks simultaneously. Thus, in this project the FPGA performs all of the following tasks in parallel:

- Send and receive PCM audio samples to and from the LM4550 audio codec. The codec also must be configured properly at system startup.
- Interface with the ADC to sample the positions of 9 slider switches, which represent the desired frequency response of the system.
- Perform audio filtering, using DSP techniques, to adjust the tonal quality of the audio input signal. This is accomplished by using nine FIR filters in parallel, one for each frequency band, to adjust the response of each frequency band. The outputs of these nine filters are then summed up to generate the output audio signal.
- Display an approximation of the spectrum of the output audio signal, by detecting the peak amplitude in each frequency band, and displaying these values on the LEDs by interfacing with the LED drivers.

A detailed description of each of these tasks is provided later in the report.

Top Level Block Diagram:




Figure 1: Top Level Block Diagram

At the most abstracted level, the Graphic Equalizer requires an audio signal as an input, mains power, and user input from the slider switches, as shown in Figure 1. The audio input signal is the signal to be filtered by the graphic equalizer. The mains power provides power to the entire system, and the user input from the slider switches determines the frequency response of the graphic equalizer. The outputs are the filtered audio, which is potentially larger in magnitude than the input audio, and the LED bar graphs, which represent the spectrum of the filtered audio signal.

System Level Block Diagram:




Figure 2: System Level Block Diagram

The system level block diagram in Figure 2 shows how all of the major components in the system are connected to each other. All of these components (and others) are identified in Figure 3, Figure 4, Figure 5, Figure 6 and are briefly described in Table 2. A more in-depth description of these components and associated signals is provided later in the report.

Component Identification:




Figure 3: Assembled view of graphic equalizer for component identification




Figure 4: Disassembled view of graphic equalizer for component identification



Figure 5: AC-DC Power Supply




Figure 6: Bottom View of assembled graphic equalizer for component identification

Table 2: Description of components

Name	Ref	Description
Peripheral Board	1	The peripheral board is a custom designed PCB, which supports the human interface peripherals. It contains the 9 LED displays (with 8 LEDs each,) 9 slide potentiometers, and all of the circuitry necessary to interface these devices with the FPGA. It has four mounting holes which match the mounting holes on the Atlys FPGA Development Board, allowing it to be mounted on top.
Atlys FPGA Development board	2	The Atlys FPGA development board provides a platform for the Spartan-6 FPGA, Flash ROM memory, LM4550 Audio Codec, power supplies, and all other supporting circuitry.
Line-In Port	3	The line-in port is a line level audio input port. Voltages should be kept below $500\text{mV}_{\text{pk-pk}}$ to prevent waveform clipping on the output. The line-in port is connected to the LM4550 audio codec, via a DC-blocking filter.
Line-Out Port	4	The line-out port is a line level audio output port. Voltages can be expected as high as $3\text{V}_{\text{pk-pk}}$. The output level is limited by the analog supply of the LM4550. The line-out port is connected to the LM4550 by a DC-blocking filter.
Power Switch	5	The power switch controls all power to the board. The switch must be in the "on" position for system operation, and "off" position while the system is not operational. These positions are indicated on the Atlys FPGA development board silkscreen.
Power Socket	6	The power socket provides a location for power input to the entire system. +5VDC is expected at this port, and is provided by the AC-DC power adapter.
Interface Cable	7	The interface cable is a custom cable which provides power and signal interfaces between the Atlys FPGA development board and the peripheral board. One end of the cable is a standard 40-pin (20x2) 2.54mm pitch connector, which connects to the interface board, and the other end is a 68-pin VHDC (SCSI-3) connector.
TLV1117-33	8	The TLV1117-33 is used to provide +3.3VDC to peripheral board, from the input voltage of +5VDC. This supply is used to power the LEDs and associated driving circuitry.

TLC59281	9	The TLC59281 is a 16-channel LED driving IC. It is essentially a serially programmable current sink. 5 of these chips are arranged on one serial bus, so that all 72 of the LEDs on the board can be programmed individually (on or off) by the FPGA.
TLC541L	10	The TLC541L is an 11-channel 8-bit SAR ADC. Channels 0-8 are used for sampling the positions of the 9 slide potentiometers. It is interfaced via a serial bus to the FPGA.
SN74LVCH16244A	11	The SN74LVCH16244A is a 16-bit non-inverting line driver. It is used to interface all digital signals between the FPGA and the peripheral board. It is a 3.3V device, but has 5V tolerant inputs. It is mainly used to interface the TLC541L (which is a 5V part) to the FPGA (which is a 3.3V part) but also provides the added assurance of boosting signal strength across long traces with multiple loads.
LM4550	12	The LM4550 is an AC-97 audio codec. It consists of an 18-bit ADC/DAC pair, which provides the analog input/output for the system. It is interfaced to the FPGA via the Intel standard AC-Link interface.
Spartan-6 LX45	13	The Spartan-6 LX45 CSG324C is the FPGA used to control all of the processing and interfacing on the system.
Atlys Power Supplies	14	The Atlys power supplies reside on the Atlys FPGA development board. They provide regulated power for all of the devices on the Atlys FPGA development board.
AC-DC Power Supply	15	The AC-DC power supply converts 120V _{RMS} , 60Hz mains power to +5VDC power, which is supplied to the Atlys FPGA development board.
Flash ROM Memory	16	The Flash ROM memory, N25Q12, is used to store the configuration file for the FPGA, which is loaded on the FPGA when the system is powered on. By default, the system will boot off of the flash ROM memory, which is programmable by USB.
USB Programming Port	17	The USB programming port is used to configure the FPGA or flash ROM memory from a PC, using the Digilent Adept application. It is a micro-USB type port.
ADC Voltage References	18	The ADC voltage references are resistor divider circuits, which provide high and low reference voltages for the TLC541L ADC. These references represent the expected highest and lowest voltages from the slide potentiometers.

Chapter 4: Hardware Design

This chapter describes the hardware that was specified, designed, and implemented for this project. This includes the peripheral board and everything on it, the interface cable, the Atlys FPGA development board, and some FPGA specifics. Firmware implementations, timing diagrams, and other firmware related topics are covered in Chapter 5: Firmware Design.

Interface Cable

The interface cable is made from a LVD Fast 40 SCSI cable, manufactured by Madison Cable Corp, type 20276, with 30AWG wires. One end of the cable was cut off, and the jacketing removed, to allow the connection of a standard 2.54mm pitch female header connection manufactured by FCI, part number 71600-040LF, "quickie" series, which mates to the Assmann AWHW40G-0202-T-R pin header on the peripheral board. The connector is shown in Figure 7, and it's pin out is shown in Table 3. The cable was fully tested for continuity and short circuits using an ohmmeter.




Figure 7: Interface connector, with pin numbers shown

Table 3: Interface Cable Pin out

68-pin conn	Pri color	Sec color	FPGA Pin	40-pin conn	Signal
1	brn	blu			
2	brn	yel	GND	1	GND
3	brn	orn	U15	2	LED_SIN
4	brn	pnk			
5	brn	grn	GND	5	GND
6	brn	ppl	M11	6	LED_BLANK
7	brn	gry			
8	tan	gry	GND	9	GND
9	orn	ppl	T12	10	LED_LAT2
10	orn	blu			
11	orn	grn	GND	13	GND
12	orn	yel			
13	pnk	orn			
14	pnk	yel	GND	17	GND
15	tan	brn			
16	pnk	tan	VCC		+3V3
17	tan	orn	VU	12	+5V

18	tan	grn	VU	14	+5V
19	tan	ppl	VCC		+3V3
20	tan	yel	CLKIN		
21	wht	yel	GND	21	GND
22	wht	blu	R8	22	LED_LAT4
23	tan	blu			
24	wht	orn	GND	25	GND
25	wht	pnk	U8	26	ADC_CS
26	wht	gry			
27	wht	ppl	GND	29	GND
28	wht	tan	N7	30	ADC_IOCLK
29	wht	brn			
30	wht	grn	GND	33	GND
31	pnk	blu	R7	34	ADC_OUTPUT_BUF
32	pnk	grn			
33	pnk	ppl	GND	37	GND
34	pnk	gry	U5	38	NC
35	blu	brn			
36	yel	brn	GND	3	GND
37	orn	brn	V15	4	LED_SCLK
38	pnk	brn			
39	grn	brn	GND	7	GND
40	ppl	brn	N11	8	LED_LAT1
41	gry	brn			
42	gry	tan	GND	11	GND
43	ppl	orn			
44	blu	orn			
45	grn	orn	GND	15	GND
46	yel	orn			
47	orn	pnk			
48	yel	pnk	GND	19	GND
49	brn	tan	T10	20	LED_LAT3
50	tan	pnk	VCC		+3V3
51	orn	tan	VU	16	+5V
52	grn	tan	VU	18	+5V
53	ppl	tan	VCC		+3V3
54	yel	tan	CLKIN		
55	yel	wht	GND	23	GND
56	blu	wht	T8	24	LED_LAT5
57	blu	tan			
58	orn	wht	GND	27	GND
59	pnk	wht	V8	28	ADC_INPUT
60	gry	wht			
61	ppl	wht	GND	31	GND

62	tan	wht	P8	32	ADC_SYSCLK
63	brn	wht			
64	grn	wht	GND	35	GND
65	blu	pnk	T7	36	NC
66	grn	pnk			
67	ppl	pnk	GND	39	GND
68	gry	pnk	V5	40	NC

Peripheral Board

Description

The peripheral board serves two purposes: to display the spectrum of the output audio signal on the LED displays, and to capture the user input from the nine slide potentiometers.

Pins 12, 14, 16 and 18 on the 40-pin connector (J1) provide +5V power to the entire board. This +5V supply is used directly to power the slide potentiometers, ADC, and analog voltage references. The LED display portion of the board requires +3.3V, so a linear regulator is used to provide +3.3V to the LEDs and LED driver ICs.

There are two serial busses on the peripheral board, the LED serial bus and the ADC serial bus. The timing diagrams for these busses are shown in detail in Chapter 5. For signal integrity and interfacing purposes, a line driver IC is used between all devices on the peripheral board and the FPGA. For more detail, see the "components" section.

Schematic

The schematic for the peripheral board was entered using PCB Artist, supplied by Advanced Circuits. It is shown in Figures 8-12. Unfortunately, due to the limitations of the schematic entry software, some of the text on the schematic cannot be enlarged, and the schematic cannot be exported to another format. Because of this, it is best that the schematic is viewed in the PCB Artist program, or in the separate PDF documents.

Layout

The PCB layout for the peripheral board was also done using PCB Artist, supplied by Advanced Circuits. The top and bottom copper layers are shown, with silkscreen information, in Figure 13 and Figure 14. The accompanying silkscreen for the top and bottom layers are shown in Figure 15 and Figure 16. Note that for the solder mask images, any white area receives the solder mask, and the non-white areas are exposed copper for soldering. A color legend for the PCB artwork is given in Table 4.

Table 4: PCB Artwork Color Legend

Layer	Artwork Color
Via	Yellow
Through Hole Pad	Gray
Top Silkscreen	Teal
Top Copper	Red
Top Solder Mask	Gray
Top SMT Pads	Dark Red
Bottom Silkscreen	Purple
Bottom Copper	Cyan
Bottom Solder Mask	Gray
Bottom SMT Pad	Blue
Board Outline	Green




Figure 9: Peripheral Interface Schematic, page 2: slide potentiometers, ADC, and analog references




Figure 11: Peripheral Interface Schematic, page 4: LED drivers

E	D	C	B	A	Draught	CONCE	PROJECTION DO NOT SCALE			DRAWING No.	SHEET 07




Figure 12: Peripheral Interface Schematic, page 5: LED drivers




Figure 13: Peripheral Interface Board Artwork, top layer copper and silkscreen




Figure 14: Peripheral Interface Board Artwork, bottom layer copper and silkscreen




Figure 15: Peripheral Interface Board Artwork, top layer solder mask




Figure 16: Peripheral Interface Board Artwork, bottom layer solder mask

Components

This section describes the reasons for selecting certain components, and their implementation details. Detailed timing diagrams, serial bus information, and power consumption information is presented later in this report.

TLC59281 16-Channel, Constant-Current LED Driver

LED driver ICs are necessary for this design. Driving all 72 LEDs directly from the FPGA would require more pins than are available on the Atlys FPGA development board [3], and would require the FPGA to sink a large amount of current [4]. The TLC59281 was chosen for the following reasons:

- Ability to drive a large number (16) of LEDs per IC [5]. This reduces the total number of drivers required, and thus reduces board complexity.
- Simple serial bus, supporting multiple devices on a single bus [5]. This reduces the number of pins required on the FPGA, and also reduces board complexity because fewer traces are required for the serial bus.
- LEDs are driven using a constant current source. All of the LEDs on one IC are driven with the same current, which is programmed by a single resistor [5]. This reduces the total part count by not requiring one resistor per LED.

Analysis of the TLC59281 serial interface bus voltage levels is shown in Figure 17. This shows that the device will be able to properly interface with the SN74LVCH16244A and the FPGA, since all of the $V_{OH(min)}$ values are larger than the corresponding $V_{IH(min)}$ values, and all of the $V_{IL(max)}$ values are larger than the $V_{OL(max)}$ values. The "BUS" signal is a 3-bit bus that includes the signals LED_SCLK, LED_SIN and LED_BLANK. These signals are connected to each TLC59281. Each TLC59281 is connected to its own unique latch signal, LED_LAT1 for driver #1, LED_LAT2 for driver #2, etc. There are 5 drivers and 5 latch signals.




Figure 17: TLC59281 LED Driver serial bus voltage levels

Traces for the TLC59281 serial bus were not routed as transmission lines. The longest trace for this bus is approximately 20cm, and the maximum clock frequency used is 1.024MHz. Equation 1 shows the calculation of the wavelength of a 1.024MHz signal on FR-4 PCB, where λ is the wavelength, c is the speed of light, ϵ_r is the relative permittivity, and f is the frequency. Since the wavelength of the signal is greater than 10 times the longest trace length, arbitrary trace routing is acceptable [6].

$$\lambda = \frac{c}{\epsilon_r * f} = \frac{3 \times 10^8}{4.8 * 1.024 \times 10^6} \cong 61m$$

Equation 1: Wavelength calculation for TLC59281 serial bus

To program the drive current for each LED, the resistor R_{IREF} is chosen using Equation 2 [5]. A drive current of 2mA was experimentally determined to be acceptable (see section on passive/discrete components and connectors,) so a 24.9K Ω resistor is used for R_{IREF} .

$$I_{OUT (IDEAL)} = 42 * \frac{1.20}{R_{IREF}} = 42 * \frac{1.20}{24900} = 2.02mA$$

Equation 2: Drive current calculation for TLC59281 programming resistor selection

TLC541L 8-Bit Analog-To-Digital Converter with 11 Inputs

The TLC541L is used to sample the positions of the nine slide potentiometers. An external ADC is required, because neither the Atlys FPGA development board, nor the Spartan-6 FPGA contain a single ADC. The TLC541L was chosen for the following reasons:

- 8-bit precision is sufficient to approximate a continuous scale of movement on the slide potentiometers (see Equation 3.)
- Simple serial interface facilitates ease of integration with the FPGA.
- High and low voltage references can be set independently of each other, at any voltage between -0.1V and 2.5V (for the low voltage reference) and 2.5V to $V_{CC}+0.1V$ (for the high voltage reference. [7]) This allows for easy dynamic range calibration.
- A single TLC541L can sample all nine potentiometers. This dramatically decreases the system complexity, since only a single ADC and corresponding serial bus is required.

The slide potentiometers have a sliding range of 30mm [8]. Assuming that every ADC PCM value is used over the range of potentiometer settings, Equation 3 shows that there is one PCM code for each 0.12mm of potentiometer movement. It is unlikely that a user would be able to discriminate the difference in potentiometer position of 0.12mm.

$$ADC \text{ Precision} = \frac{\text{Slide potentiometer range}}{\text{Possible ADC PCM codes}} = \frac{30mm}{2^8 \text{ PCM codes}} \cong \frac{0.12mm}{\text{PCM code}}$$

Equation 3: ADC precision calculation

Analysis of the TLC541L is especially important, because the TLC541L has a supply voltage of +5V, and is interfacing to components with supply voltages of +3.3V. The analysis of the TLC541L interface bus in Figure 18 shows that even though the supply voltages differ between the TLC541L and the SN74LVCH16244A, they can still interface with each other.




Figure 18: TLC541L ADC serial bus voltage levels

The traces for the TLC541L serial bus are not routed as transmission lines. Since the serial bus uses a maximum clock speed of 2.048 MHz, the wavelength on the bus is about 30.5m, as shown in Equation 4. This is much greater than the longest trace length of approximately 13cm, so arbitrary trace routing is acceptable [6].

$$\lambda = \frac{c}{\epsilon_r * f} = \frac{3 \times 10^8}{4.8 * 2.048 \times 10^6} \cong 30.5m$$

Equation 4: Wavelength calculation for TLC541L serial bus

SN74LVCH16244A 16-Bit Buffer/Driver

The main purpose of the SN74LVCH16244A is to provide proper interfacing between the TLC541L and the Spartan-6. The Spartan-6 operates on a 3.3V voltage supply [9] [10], and it's inputs are not tolerant of +5V [10]. Thus, the TLC541L could damage the Spartan-6 if they were directly interfaced together. The SN74LVCH16244A is a 3.3V part, but has 5V tolerant inputs, and the proper voltage levels to facilitate interfacing between the TLC541L and the Spartan-6. Since the SN74LVCH16244A IC is already on the board, all of the other digital signals are buffered with it, for added signal integrity.

TLV1117-33 3.3V Linear Regulator

The TLV1117-33 linear voltage regulator is used to generate 3.3V supply voltages for the LEDs and driving circuitry. It is simple, requires a small number of external components, and provides sufficient output current for all the devices it powers (see power estimation section.)

Passive/Discrete Components and Connectors

Resistors

For all of the resistors on the peripheral board, Yageo RC series chip resistors are used. These resistors have a $\pm 1\%$ tolerance, 1/8W power rating, wide range of values, and come in the 0805 package, so that they are easy to solder by hand. They are also inexpensive, at \$0.019/each when priced at the quantities used for this project.

Capacitors

For decoupling capacitors, the Murata GRM219R71C104KA01D 0.1 μ F ceramic capacitor is used. It has a 16V rating, which is more than 3 times the largest supply voltage of +5V.

Two different types of capacitors were used for bulk capacitance. When a ceramic capacitor is required, the Murata GRM21BF51A106ZE15L 10 μ F capacitor is used. For applications requiring low ESR, the AVX TPSB107K006R0250 100 μ F tantalum capacitor is used, because of its low ESR value of 250m Ω .

Diodes

For the TLV1117-33 linear regulator, a 1N914A diode is used as suggested by the datasheet [11]. Although this diode uses the DO-35 leaded package, it is soldered on to surface mount pads to reduce board complexity. This diode was used instead of a surface mount part because it was freely available, and would not add cost to the project.

For the LED displays, Kingbright WP710A10SRC/E red LEDs were chosen, because of their low cost and small size. The LEDs were experimentally determined to have acceptable brightness at 2mA of supply current.

Connectors

The only connector on the board is the Assmann AWHW40G-0202-T-R pin header. This connector was chosen because it is an industry standard, and mating connectors are readily available.

Implementation, Testing, and Rework

The board was built and tested in two steps. First, the connector J1 and the power supplies were populated onto the board. Passive loads were soldered onto the output terminals of the power supplies, to simulate the loads that they would be driving. The board was then powered on, and the supply voltages were checked. The +5V supply coming onto the board (J1, pins 12,14,16,18) was good, and the +3.3V supply from the TLV1117-33 was good. However, the +5V supply coming from U14 was very low, and U14 was too hot to touch. After multiple debugging attempts of U14, it was removed from the board, and the +5V_REG net was jumped directly to the +5V net, shown in Figure 19. There were no further problems using the +5V net as a supply voltage for the ADC circuit. Another problem found during board testing was in incorrect connection to the slide potentiometers. The nine ADC inputs were supposed to be connected to the potentiometer wiper, pin 2. Instead, they were connected to a NC body pin, resulting in a constant voltage at the ADC inputs, regardless of wiper position. This situation was remedied by placing a jumper between pin 2 of the slide potentiometers, and the incorrectly connected body pin, as shown in Figure 20. After this rework, the slide potentiometers worked as expected.

For a functional test of the board, the entire board was populated. Using a test program written and programmed onto the FPGA, the slide potentiometer values were read from the ADC, and those values were displayed on the corresponding LED banks. This proved that the peripheral board functioned as planned.

The fully populated board is shown in Figure 21 and Figure 22.




Figure 19: Rework #1: +5V_REG and +5V nets connected with wire




Figure 20: Rework #2: Jumper soldered onto slide potentiometers to connect wiper to ADC input




Figure 21: Peripheral board, fully populated, top view




Figure 22: Peripheral board, fully populated, bottom view

Atlys FPGA Development Board

Specification

The Spartan-6 FPGA was chosen as the FPGA for this project, mainly because of its low cost and rich feature set. The most important feature of the Spartan-6 is its DSP48A1 slices, which provide DSP building blocks to make the implementation of DSP systems much more efficient. At an academic price of \$199, the Digilent Atlys was the least expensive Spartan-6 development board available, and yet still has a multitude of useful features, but was found to have some drawbacks.

The following specifications were required of the chosen FPGA development board:

- Spartan-6 FPGA with at least 54 DSP48A1 slices. The FIR filters used in this project require between 2 and 6 DSP48A1 slices each, depending on their configuration [12]. 54 DSP48A1 slices should provide sufficient resources to implement the required 9 filters.
- External connector to connect to the peripheral interface board, with a minimum of 20 GPIO pins, ground pins, and power supply pins.
- Audio Codec, or ADC and DAC with precise sampling rate of at least 40kHz.
- Flash ROM memory, to store FPGA programming file when the power is turned off.

Since the Digilent Atlys FPGA development board met the above specifications, it was chosen for this project.

Implementation Issues

There were some implementation issues with the Atlys FPGA development board, all concerning the LM4550 audio codec. The first problem with the board was noise present at a power supply pin of the LM4550, and the second was output noise on the line-out channel of the LM4550.

LM4550 Power Supply Noise

The digital supply pin VDD2 (pin 9) of the LM4550 was found to have almost $1V_{pk-pk}$ noise, at approximately 25MHz, shown in Figure 23. This is very significant, since the supply voltage is only 3.3V. This noise was caused by a low-pass LC filter, present on pin 9 [9]. The resonant frequency of this LC filter is approximately 5.8MHz, which is not the same as the 25MHz noise, but is within the same order of magnitude. To correct this, L1 was removed from the Atlys FPGA development board, and was replaced with a solder bridge, shown in Figure 24. An extra 0.01uF ceramic decoupling capacitor was also added in parallel to C27. After this rework, the noise on pin 9 was approximately $10mV_{pk-pk}$, a significant improvement.

LM4550 Line-Out Noise

When attempting to use the LM4550 to play audio or arbitrary waveforms, there is an unwanted noise source that is added to the line-out signal. This noise is approximately $800mV_{pk-pk}$, or 121mVRMS (using a $\sigma=6.6$.) Figure 25 shows the default Atlys test program (from Digilent) outputting a constant PCM code of 0 to the LM4550. Channel 2 (green) shows this output is actually very noisy, and the purple trace shows the FFT of channel 2. The noise frequency is approximately 300kHz. Figure 26 shows a loopback test of the LM4550. Channel 1 (orange) is connected to the line-in port, and shows a clean input sine wave. Channel 2 (green) shows the line-out port, with noise present. The purple trace shows the FFT of channel 2, indicating noise at about 340kHz. This noise is likely due to improper layout of the LM4550 on the Atlys FPGA development board and not improper LM4550 configuration/communication, since the test program provided by Digilent shows the same noise, and the noise is much higher than the Nyquist frequency. A remedy to this problem is outside

of the scope of this project. Thankfully, the noise is far above the range of human hearing, and does not appear to affect audio quality.




Figure 23: Supply noise on LM4550, pin 9, VDD2. CH1 connected to pin 9 of LM4550.




Figure 24: Rework #3: L1 replaced by solder bridge, and additional capacitor added in parallel to C27




Figure 25: Output of Atlys test program, showing 300kHz noise on LM4550 line-out port. CH1: irrelevant, CH2: LM4550 line-out, M: FFT of CH2




Figure 26: Loopback test of LM4550, showing 340kHz noise on line-out port. CH1: Line-in. CH2: line-out. M: FFT of CH2

Power Estimation

The main areas of concern for power estimation are the amount of power drawn through the four +5V supply pins of the interface cable, and the amount of power supplied on the peripheral board by the TLV1117-33. Table 5 shows an estimate of the maximum current drawn from the TLV1117-33, and Table 6 shows an estimate of the current drawn from the four +5V supply pins of the interface cable. The peripheral board 3.3V supply only draws a maximum of 345mA, which is less than half of its rated output current of 800mA. The total amount of current drawn through the four +5V supply pins of the interface cable is 354mA, and it is capable of supplying 1A.

Table 5: 3.3V current estimation for peripheral board

Part	Current @ +3.3V
LEDs, D1-D73	2mA * 72
LED drivers, U2-U6	40mA * 5
Buffer, U1	500uA
Total:	345mA

Table 6: 5V current estimation for peripheral board

Part	Current @ +5V
TLV1117-33, U8	345mA
Potentiometer resistor dividers, analog references	543uA * 11
ADC, U13	3mA
Total:	354mA

Chapter 5: Firmware Design

Firmware Development Toolchain

Firmware for this project is written entirely in VHDL. It is written in a very modular fashion, so that all of the individual components can be tested, and reused for another purpose if necessary. A combination of software tools were used for firmware development. The design flow is shown in Figure 27, and details are given in Table 7.




Figure 27: Firmware development design flow

Table 7: Software used for the firmware design flow

Software	Version	Vendor	Description and Use
Xilinx ISE	13.4 (64-bit)	Xilinx	The Xilinx ISE software suite is used to perform all of the VHDL synthesis, placement, routing, and programming file generation. In order to target the Spartan-6 device, the free Webpack license is insufficient. For this project, the System Edition Evaluation license was used. In order to properly use this license, the Trial License (which is installed by default with ISE) must be removed.
Matlab	R2010a, 7.10.0.499 (64-bit)	Mathworks	Matlab was used to run FDATool. The Matlab script divisionError.m also generates a lookup table for use in the firmware, and analyzes the error associated with that lookup table.
CORE Generator	13.4 (64-bit)	Xilinx	The core generator was used to run the Xilinx FIR Compiler 5.0, which uses the coefficient files generated with FDATool to generate filters for VHDL.
FDATool	4.7	Mathworks	FDATool is a component of the Matlab Signal Processing Toolkit and is used to generate FIR filter coefficients from filter specifications.
Digilent Adept	2.4.2	Digilent	The Digilent Adept program is used in conjunction with the Atlys hardware to configure the FPGA. It is an alternative to direct JTAG programming with the Xilinx system cable.

Top level Firmware Overview

Top Level Firmware Block Diagram

Figure 28 shows how all of the individual firmware modules are arranged within the top level firmware module, audioProcessor. For more information on how the firmware interfaces with the peripheral board, see Figure 2. Signals and busses colored in blue represent the audio signal processing chain, from end to end. Audio is sampled by the LM4550 at a rate of 48KHz. Audio samples from the LM4550 are sent to the audDriver module, which communicates with the LM4550 using the AC-Link serial bus. Once the audio input samples are read from the serial bus, they are sent to all nine FIR filters. The filters also sample at 48KHz, and read in a new sample shortly after a sample is placed on their input by the audDriver module. Each filter separates out a unique section of the spectrum, which is then sent to the corresponding gainAtten module. The gainAtten module provides $\pm 12\text{dB}$ of gain/boost based on the slider switch positions, which are decoded from the TLC541 serial bus by the interfaceDriver module. All of the outputs from each gainAtten module, which are still individual sections of the full spectrum, are recombined into a broad band signal in the summer9x2ch module. the resulting signal is sent back to the audDriver module, which places the output audio samples on the AC-Link serial bus, to be sent back to the LM4550 and ultimately to the line-out port.




Figure 28: Top level block diagram of firmware

Top level timing diagram

Figure 29 shows the timing diagram that a right channel audio signal would follow, as it is filtered by FIR filter #1. The entire process is synchronous to the AUDSYNC signal, which has a frequency of 48KHz, which is the sampling rate. Once the audDriver module has extracted a new audio sample from the AC-Link bus, it asserts the codecDataOk signal, which causes the filters (in the case of this example, filter 1) to begin processing. When the filter is done processing, its output is placed on the signal pregam1_r, which is the input to the gain/attenuation module, which provides gain or attenuation to the signal. The signal is then summed together with the signals from all other frequency bands, and is placed on the audioOut_r signal. On the next rising edge of AUDSYNC, the audDriver module latches in the value of audioOut_r, sends it to the LM4550 over the AC-Link bus, and the process begins all over again.




Figure 29: Top level timing diagram

System Level Clock Distribution

The entire system uses the 12.288MHz signal BITCLK, which is generated from the LM4550, as a clock. This ensures that both the LM4550 and the firmware on the FPGA are running on exactly the same clock. Early implementations used a divided-down version of the 100MHz system clock to run the FPGA firmware, and there were problems with phase drift between the LM4550 clock and the FPGA clock. The problem with this system, however, is that the 12.288MHz clock is not available when the LM4550 is in the reset state. Thus, it cannot be used as a counter to create a long reset signal. To get around this, the 100MHz system clock is used to drive a counter, which generates a long reset at system startup.

Firmware Modules

audioProcessor

The audioProcessor module is the top level VHDL module, and contains all of the other modules in this design. Its black box diagram is shown in Figure 30.




Figure 30: audioProcessor black box

ledDriver

The ledDriver module, shown in Figure 31, communicates with each TLC59281 LED driver IC using the timing diagram shown in Figure 32, which was adapted from the TLC59281 datasheet from Texas Instruments. It is controlled by the interfaceDriver2 module.




Figure 31: ledDriver black box




Figure 32: Timing diagram for the TLC59281

adcDriver

the adcDriver module, shown in Figure 33, communicates with the TLC541 ADC, using the timing diagram shown in Figure 34, which is adopted from the TLC541 datasheet from Texas Instruments. When the CS line is asserted low, data transmission begins, and 16 clock cycles are sent on the SCLK line. Every communication consists of sending a 4-bit address, and receiving an 8-bit PCM value. The received PCM value corresponds to the ADC channel belonging to the address sent during the previous communication.




Figure 33: adcDriver black box




Figure 34: Timing diagram for the TLC541

clockDivider

The clockDivider module, shown in Figure 35, is a simple clock divider that is used in the interfaceDriver2 module. It is necessary because the slowest clock that the Xilinx Clock Management Tile can generate is not low enough for the needs of the interfaceDriver2 module [13]. The clockDivider module takes in a 2.048MHz clock, and divides it down to a 1.024MHz clock, and a 4KHz clock.




Figure 35: clockDivider black box

interfaceDriver2

The interfaceDriver2 module, shown in Figure 36, controls the adcDriver and ledDriver modules. The adcDriver module can only communicate with one ADC channel at a time, and the ledDriver module can only communicate with one TLC59281 at a time. The interfaceDriver2 module employs a time-division multiplexing scheme to interface with each TLC59281 and ADC channel every 4KHz.




Figure 36: interfaceDriver2 black box

cmdBank

The cmdBank module, shown in Figure 37, is a basic lookup table, which stores configuration data to configure the LM4550. This data is used by the frameBuilder module, to assemble data packets for the AC-Link serial bus.




Figure 37: cmdBank black box

frameBuilder

The frameBuilder module, shown in Figure 38, uses data from the cmdBank module to assemble data packets to place on the AC-Link serial bus.




Figure 38: frameBuilder black box

codecDriver

The codecDriver module, shown in Figure 39, is a device driver for the LM4550 audio codec. It communicates with the LM4550 using the timing diagram shown in Figure 40. The communication protocol is the AC-Link serial interface protocol, defined by Intel [14]. It is a bidirectional serial bus, which simultaneously sends and receives configuration information and audio input/output data. Each data packet is made up of 13 time slots. 12 of the time slots are 20 clock cycles long, and the first time slot is 16 clock cycles long. These data packets are assembled by the frameBuilder module.

codecDriver





Figure 39: codecDriver black box



10097204




Figure 40: Timing diagram for LM4550

The LM4550 has an analog signal chain with adjustable gain/attenuation amplifiers and analog multiplexers to direct the signal flow through the device. Figure 41 shows the block diagram of the LM4550, which is adapted from the datasheet from National Semiconductor. The signal path used is shown in yellow, and registers programmed at configuration have their addresses shown in red.




Figure 41: Block diagram of LM4550

summer9x2ch

The summer9x2ch module, shown in Figure 42, is a 9-input, two channel, twos-compliment summation block. Its purpose is to recombine all of the signals after they have been separated into individual frequency bands and adjusted for gain or attenuation.

summer9x2ch




Figure 42: summer9x2ch black box

gainAtten

the gainAtten module, shown in Figure 43, is a lookup table implementation of scaled integer multiplication and division. In order for the gainAtten module to be able to provide both gain and attenuation, it must be able to perform multiplication and division operations, and these operations must be preformed entirely with integer math. The initial problem with this is that multiplying/dividing by integers has a finite resolution. For example, you can only multiply and divide by 1, 2, 3, etc. Multiplication by 1.2, for example, is not possible. In order to achieve a finer resolution, the product of the multiplication/division containing the decimal value is scaled by a power of two, so that it can be represented as an integer. It is then multiplied by the data signal, and the result is divided by the same scaling factor used before. This process, shown in Figure 44, allows a single multiplier module to perform both multiplication and division. The lut module, which is a lookup table, performs both scale factor multiplication, and conversion between a linear input scale and logarithmic input scale. More information on this module is given in the following lut section, along with rounding error analysis.




Figure 43: gainAtten black box




Figure 44: Scaled integer multiplication process

lut

The lut module, shown in Figure 45, is a lookup table which converts 8-bit PCM values from the ADCs to 10-bit values which are both multiplied by a scale factor and converted to a logarithmic scale. This lookup table is produced by the script `divisionError.m`, which is listed in Appendix B. The transfer function for the lut module is shown in Figure 46, which is produced from `divisionError.m`. Figure 47 is also produced from `divisionError.m`, and shows the maximum error when the multiplication/division operation is preformed, for all input PCM values. The percent error for very small values is high because these values are very close to zero. However, the number of high error values is very small compared to the input range of values. Figure 48 is similar to Figure 47, and shows all possible error values. Once again, the largest error occurs at small PCM values, but most of the possible values have small error associated with them.



Figure 45: lut black box




Figure 46: lut module transfer function




Figure 47: scaled integer multiplication/division error analysis




Figure 48: error for scaled integer multiplication/division vs. two inputs

ledLut

the ledLut module, shown in Figure 49, is a lookup table to convert the twos-compliment PCM codes of each frequency band to an encoding scheme that can be displayed on the LED banks, representing the approximate magnitude of the PCM value. It essentially takes the absolute value of the signed PCM code, and assigns one of eight amplitude values, which are displayed on the LED banks.



Figure 49: ledLut black box

multiplier

The multiplier module, shown in Figure 50, is generated using the Xilinx Multiplier IP CORE. It uses combinational logic to produce the product of one signed and one unsigned bus. The implementation details are listed in Table 8. Each multiplier uses approximately 188 LUT6 blocks on the FPGA.




Figure 50: multiplier black box

Table 8: multiplier IP CORE configuration information

Specification	Value
IP CORE version	Xilinx.com:ip:mult_gen:11.2
Multiplier Type	Parallel Multiplier
Port A Data Type	Signed
Port A Data Width	18
Port B Data Type	Unsigned
Port B Data Width	10
Multiplier Construction	Use LUTs
Optimization Options	Speed Optimized
Use Custom Output Width	Unchecked
Pipeline Stages	0

clockManager

The clockManager module, shown in Figure 51, is an implementation of the Xilinx Clocking Wizard IP CORE. It is used to convert the BITCLK signal, from the LM4550, from 12.288MHz to 24.576MHz and 2.048MHz. Important configuration information is shown in Table 9. The Clocking Wizard IP CORE is used because it can take advantage of FPGA hardware resources to multiply and divide clocks with minimum clock jitter, making it a better alternative to using combinational logic.



Figure 51: clockManager black box

Table 9: clockManager IP CORE configuration information

Specification	Value
IP CORE version	Xilinx.com:ip:clk_wiz_3.3
Frequency synthesis	Checked
Phase Alignment	Checked
Minimize Power	Unchecked
Dynamic Phase Shift	Unchecked
Mode	Auto Selection
Jitter Optimization	Balanced
Input Jitter Unit	UI
Input Clock Input Frequency	12.288MHz
Input Jitter	0.010
Source	Single ended clock capable pin
CLK_OUT1 Output Frequency	12.288MHz
CLK_OUT1 Phase	0.000
CLK_OUT1 Duty Cycle (%)	50.000
CLK_OUT1 Drives	BUFG
CLK_OUT2 Output Frequency	24.576MHz

CLK_OUT2 Phase	0.000
CLK_OUT2 Duty Cycle (%)	50.000
CLK_OUT2 Drives	BUFG
CLK_OUT3 Output Frequency	2.048MHz
CLK_OUT3 Phase	0.000
CLK_OUT3 Duty Cycle (%)	50.000
CLK_OUT3 Drives	BUFG
Reset	Checked
Locked	Unchecked
Input_clk_stopped	Unchecked
Status	Unchecked
Clk_valid	Checked
Clock feedback source	Automatic control on-chip
Allow override mode	Unchecked

f1_48K through f9_48K

The FIR filters represent the heart of the signal processing chain. Nine FIR filters are used in parallel, and are named f1-f9. All of the filters were designed using FDATool, employing the equiripple method. The filter coefficients created using FDATool were exported both to Xilinx .coe files, and to the Matlab file filterCoe.mat. The .coe files were used by the FIR Compiler 5.0 Xilinx IP CORE generator to create synthesizable FIR filters. Each filter has the same inputs and outputs, shown in Figure 52. The .coe files used to generate the filters are listed in Table 11, and the FIR Compiler 5.0 configuration settings are listed in Table 10. Figure 53 was generated from the Matlab script filterPlotter.m, and shows the individual magnitude response of each FIR filter, and the combined response of all of the filters together.

The FIR Compiler is used here because it takes advantage of the DSP48A1 hardware slices contained on the Spartan-6 FPGA [12]. This allows efficient filter computation.




Figure 52: f1-48k through f9-48k black box

Table 10: FIR Filter specifications

Specification	Value
IP CORE version	Xilinx.com:ip:fir_compiler:5.0
Select source	COE File

Coefficient file	Various, see Table 11
Number of coefficient sets	1
Filter type	Single rate
Number of channels	1
Select format	Frequency specification
Input sampling frequency	0.048MHz
Clock frequency	24.576 for f1-f3, 12.288 for f4-f9
Filter architecture	Systolic multiply accumulate
Use reloadable coefficients	Unchecked
Coefficient structure	Inferred
Coefficient type	Signed
Coefficient width	16
Number of data paths	2
Input data type	Signed
Input data width	17
Input data fractional bits	0
Output rounding mode	Non-symmetric rounding down
Output width	18
Registered output	checked
Optimization goal	Area
SCLR	Unchecked
ND	Checked
CE	unchecked
Data buffer type, coefficient buffer type, input buffer type, output buffer type, performance for other storage	automatic

Table 11: FIR filter coefficient naming scheme

<i>Filter Name</i>	<i>Coefficient file</i>	<i>Number of Coefficients</i>
f1_48K	f1_450pt.coe	451
f2_48K	f2_460pt.coe	461
f3_48K	f3_400pt.coe	401
f4_48K	f4_200pts.coe	201
f5_48K	f5_101pt.coe	101
f6_48K	f6_101pt.coe	101
f7_48K	f7_101pt.coe	101
f8_48K	f8_101pt.coe	101
f9_48K	f9_101pt.coe	101



Figure 53: Magnitude response of FIR filters

Appendix A: VHDL Source Code

audioProcessor.vhd

```
1 -----
2 -- audioProcessor.vhd -----
3 -- Author: Anthony Giardina --
4 -- For: Graphic Audio EQ Senior Project --
5 -- Last Modified: 5/29/2012 --
6 -- Purpose: This is the top level module for the audio equalizer project. It --
7 -- connects all other modules in the project together, and interfaces --
8 -- all of the nessecary signals. --
9 -----
10 -----
11
12 library IEEE;
13 use IEEE.STD_LOGIC_1164.ALL;
14 use IEEE.NUMERIC_STD.ALL;
15 use Ieee.std_logic_unsigned.all;
16
17 entity audioProcessor is
18     Port (
19         -- System clock from onboard oscillator, 100MHz.
20         sysClk : in STD_LOGIC;
21         -- System reset from switch. Active low.
22         sysReset: in STD_LOGIC;
23         -- Debug connector on Atlys board
24         JB : out std_logic_vector (7 downto 0);
25         -- Debug LEDs on Atlys board
26         led: out std_logic_vector(7 downto 0);
27
28         -- Signals to LM4550
29         BITCLK: in std_logic;
30         AUDSYNC: out std_logic;
31         AUDRST: out std_logic;
32         AUDSDI: in std_logic;
33         AUDSDO: out std_logic;
34
35         -- Signals to peripheral board
36         ADC_DATA_OUT : in std_logic;
37         ADC_SYSCLK : out std_logic;
38         ADC_IOCLK : out std_logic;
39         ADC_ADDR_INPUT : out std_logic;
40         ADC_CS_C : out std_logic;
41         LED_SIN : out std_logic;
42         LED_BLANK : out std_logic;
43         LED_SCLK : out std_logic;
44         LED_LAT : out std_logic_vector (4 downto 0)
45     );
46 end audioProcessor;
47
48 architecture Behavioral of audioProcessor is
49     -- resetGenerator is a counter used for generating a long reset
50     -- at system startup, or when the reset button is pressed.
51     signal resetGenerator: std_logic_vector (23 downto 0);
52     -- Reset signals, which are toggled at system startup:
53     signal shortReset: std_logic;
54     signal longReset: std_logic;
55     signal notSysReset: std_logic;
56     -- CLK_VALID signal indicates that the clock management tile is
57     -- functioning properly.
58     signal CLK_VALID: std_logic;
59     -- System clocks:
60     signal clk12_288M: std_logic;
61     signal clk12_288M_buf: std_logic;
62     signal clk2_048M: std_logic;
63     signal clk24_576M: std_logic;
64     -- Debug signal between the audioProcessor and interface modules:
65     signal intDebug: std_logic_vector (7 downto 0);
66     -- Debug signal between the audioProcessor and the audio module:
```

```

67 signal audDebug : std_logic_vector ( 7 downto 0);
68 -- Buffer signals for internal use
69 signal bufAUDSYNC: std_logic;
70 signal bufAUDSDO: std_logic;
71 signal bufAUDRST: std_logic;
72 -- Synchronization signals:
73 signal codecDataOk: std_logic;
74 signal codecIntfcSync: std_logic;
75 -- PCM signals, left and right, coming from the line-in port
76 signal audioIn_r : std_logic_vector(17 downto 0);
77 signal audioIn_l : std_logic_vector(17 downto 0);
78 -- PCM signals, left and right, going to the line-out port.
79 signal audioOut_r : std_logic_vector(17 downto 0);
80 signal audioOut_l : std_logic_vector(17 downto 0);
81 -- Signals that connect the outputs from the gain/atten modules
82 -- to the summation module.
83 signal glout_r : std_logic_vector(17 downto 0);
84 signal glout_l : std_logic_vector(17 downto 0);
85 signal g2out_r : std_logic_vector(17 downto 0);
86 signal g2out_l : std_logic_vector(17 downto 0);
87 signal g3out_r : std_logic_vector(17 downto 0);
88 signal g3out_l : std_logic_vector(17 downto 0);
89 signal g4out_r : std_logic_vector(17 downto 0);
90 signal g4out_l : std_logic_vector(17 downto 0);
91 signal g5out_r : std_logic_vector(17 downto 0);
92 signal g5out_l : std_logic_vector(17 downto 0);
93 signal g6out_r : std_logic_vector(17 downto 0);
94 signal g6out_l : std_logic_vector(17 downto 0);
95 signal g7out_r : std_logic_vector(17 downto 0);
96 signal g7out_l : std_logic_vector(17 downto 0);
97 signal g8out_r : std_logic_vector(17 downto 0);
98 signal g8out_l : std_logic_vector(17 downto 0);
99 signal g9out_r : std_logic_vector(17 downto 0);
100 signal g9out_l : std_logic_vector(17 downto 0);
101 -- Ready, Ready For Data, and Need Data signals. These are useful
102 -- for debugging filter timing, but they are not necessary for
103 -- the operation of the system.
104 signal rfd1 : STD_LOGIC;
105 signal rdy1 : STD_LOGIC;
106 signal nd1 : std_logic;
107 signal rfd2 : STD_LOGIC;
108 signal rdy2 : STD_LOGIC;
109 signal nd2 : std_logic;
110 signal rfd3 : STD_LOGIC;
111 signal rdy3 : STD_LOGIC;
112 signal nd3 : std_logic;
113 signal rfd4 : STD_LOGIC;
114 signal rdy4 : STD_LOGIC;
115 signal nd4 : std_logic;
116 signal rfd5 : STD_LOGIC;
117 signal rdy5 : STD_LOGIC;
118 signal nd5 : std_logic;
119 signal rfd6 : STD_LOGIC;
120 signal rdy6 : STD_LOGIC;
121 signal nd6 : std_logic;
122 signal rfd7 : STD_LOGIC;
123 signal rdy7 : STD_LOGIC;
124 signal nd7 : std_logic;
125 signal rfd8 : STD_LOGIC;
126 signal rdy8 : STD_LOGIC;
127 signal nd8 : std_logic;
128 signal rfd9 : STD_LOGIC;
129 signal rdy9 : STD_LOGIC;
130 signal nd9 : std_logic;
131 -- LED output signals. Each signal corresponds to a bank of LEDs:
132 signal led1 : std_logic_vector (7 downto 0);
133 signal led2 : std_logic_vector (7 downto 0);
134 signal led3 : std_logic_vector (7 downto 0);
135 signal led4 : std_logic_vector (7 downto 0);

```

```

136 signal led5 : std_logic_vector (7 downto 0);
137 signal led6 : std_logic_vector (7 downto 0);
138 signal led7 : std_logic_vector (7 downto 0);
139 signal led8 : std_logic_vector (7 downto 0);
140 signal led9 : std_logic_vector (7 downto 0);
141 -- ADC input signals. Each signal corresponds to a slide pot:
142 signal adc1 : std_logic_vector (7 downto 0);
143 signal adc2 : std_logic_vector (7 downto 0);
144 signal adc3 : std_logic_vector (7 downto 0);
145 signal adc4 : std_logic_vector (7 downto 0);
146 signal adc5 : std_logic_vector (7 downto 0);
147 signal adc6 : std_logic_vector (7 downto 0);
148 signal adc7 : std_logic_vector (7 downto 0);
149 signal adc8 : std_logic_vector (7 downto 0);
150 signal adc9 : std_logic_vector (7 downto 0);
151 -- These signals are used to connect the FIR filter outputs to the
152 -- gain/atten module inputs.
153 signal pregam9_l: std_logic_vector(17 downto 0);
154 signal pregam9_r: std_logic_vector(17 downto 0);
155 signal pregam8_l: std_logic_vector(17 downto 0);
156 signal pregam8_r: std_logic_vector(17 downto 0);
157 signal pregam7_l: std_logic_vector(17 downto 0);
158 signal pregam7_r: std_logic_vector(17 downto 0);
159 signal pregam6_l: std_logic_vector(17 downto 0);
160 signal pregam6_r: std_logic_vector(17 downto 0);
161 signal pregam5_l: std_logic_vector(17 downto 0);
162 signal pregam5_r: std_logic_vector(17 downto 0);
163 signal pregam4_l: std_logic_vector(17 downto 0);
164 signal pregam4_r: std_logic_vector(17 downto 0);
165 signal pregam3_l: std_logic_vector(17 downto 0);
166 signal pregam3_r: std_logic_vector(17 downto 0);
167 signal pregam2_l: std_logic_vector(17 downto 0);
168 signal pregam2_r: std_logic_vector(17 downto 0);
169 signal pregam1_l: std_logic_vector(17 downto 0);
170 signal pregam1_r: std_logic_vector(17 downto 0);
171
172 -- The rest of the architecture statement is simply components. Their
173 -- function is described in further detail where they are instantiated.
174 COMPONENT ledLut
175 PORT (
176     bandPcm : IN std_logic_vector(17 downto 0);
177     ledOut  : OUT std_logic_vector(7 downto 0)
178 );
179 END COMPONENT;
180
181 COMPONENT interfaceDriver2
182 PORT (
183     ADC_DATA_OUT : IN std_logic;
184     reset        : IN std_logic;
185     clk2ish      : IN std_logic;
186     debug: out    std_logic_vector (7 downto 0);
187     led1_in      : IN std_logic_vector(7 downto 0);
188     led2_in      : IN std_logic_vector(7 downto 0);
189     led3_in      : IN std_logic_vector(7 downto 0);
190     led4_in      : IN std_logic_vector(7 downto 0);
191     led5_in      : IN std_logic_vector(7 downto 0);
192     led6_in      : IN std_logic_vector(7 downto 0);
193     led7_in      : IN std_logic_vector(7 downto 0);
194     led8_in      : IN std_logic_vector(7 downto 0);
195     led9_in      : IN std_logic_vector(7 downto 0);
196     ADC_SYSCLK   : OUT std_logic;
197     ADC_IOCLK    : OUT std_logic;
198     ADC_ADDR_INPUT : OUT std_logic;
199     ADC_CS_C     : OUT std_logic;
200     LED_SIN      : OUT std_logic;
201     LED_BLANK    : OUT std_logic;
202     LED_SCLK     : OUT std_logic;
203     LED_LAT      : OUT std_logic_vector(4 downto 0);
204     adc1_out     : OUT std_logic_vector(7 downto 0);

```

```

205     adc2_out : OUT std_logic_vector(7 downto 0);
206     adc3_out : OUT std_logic_vector(7 downto 0);
207     adc4_out : OUT std_logic_vector(7 downto 0);
208     adc5_out : OUT std_logic_vector(7 downto 0);
209     adc6_out : OUT std_logic_vector(7 downto 0);
210     adc7_out : OUT std_logic_vector(7 downto 0);
211     adc8_out : OUT std_logic_vector(7 downto 0);
212     adc9_out : OUT std_logic_vector(7 downto 0)
213 );
214 END COMPONENT;
215
216 COMPONENT codecDriver
217 PORT(
218     BITCLK : IN std_logic;
219     AUDSDI : IN std_logic;
220     in_pcm_r : IN std_logic_vector(17 downto 0);
221     in_pcm_l : IN std_logic_vector(17 downto 0);
222     shortReset : in std_logic;
223     longReset : in std_logic;
224     debug : out std_logic_vector (7 downto 0);
225     AUDSYNC : OUT std_logic;
226     AUDRST : OUT std_logic;
227     AUDSDO : OUT std_logic;
228     out_pcm_r : OUT std_logic_vector(17 downto 0);
229     out_pcm_l : OUT std_logic_vector(17 downto 0);
230     intfcsync : OUT std_logic;
231     dataOk : OUT std_logic
232 );
233 END COMPONENT;
234
235 component clockManager
236 port
237     (-- Clock in ports
238     CLK_IN1 : in std_logic;
239     -- Clock out ports
240     CLK_OUT1 : out std_logic;
241     CLK_OUT2 : out std_logic;
242     CLK_OUT3 : out std_logic;
243     RESET : in std_logic;
244     CLK_VALID : out std_logic
245 );
246 end component;
247
248 COMPONENT summer9x2ch
249 PORT(
250     clock : IN std_logic;
251     in1_r : IN std_logic_vector(17 downto 0);
252     in1_l : IN std_logic_vector(17 downto 0);
253     in2_r : IN std_logic_vector(17 downto 0);
254     in2_l : IN std_logic_vector(17 downto 0);
255     in3_r : IN std_logic_vector(17 downto 0);
256     in3_l : IN std_logic_vector(17 downto 0);
257     in4_r : IN std_logic_vector(17 downto 0);
258     in4_l : IN std_logic_vector(17 downto 0);
259     in5_r : IN std_logic_vector(17 downto 0);
260     in5_l : IN std_logic_vector(17 downto 0);
261     in6_r : IN std_logic_vector(17 downto 0);
262     in6_l : IN std_logic_vector(17 downto 0);
263     in7_r : IN std_logic_vector(17 downto 0);
264     in7_l : IN std_logic_vector(17 downto 0);
265     in8_r : IN std_logic_vector(17 downto 0);
266     in8_l : IN std_logic_vector(17 downto 0);
267     in9_r : IN std_logic_vector(17 downto 0);
268     in9_l : IN std_logic_vector(17 downto 0);
269     out_r : OUT std_logic_vector(17 downto 0);
270     out_l : OUT std_logic_vector(17 downto 0)
271 );
272 END COMPONENT;
273

```



```

274 component f1_48k
275     port (
276         clk: in std_logic;
277         nd: in std_logic;
278         rfd: out std_logic;
279         rdy: out std_logic;
280         din_1: in std_logic_vector(16 downto 0);
281         din_2: in std_logic_vector(16 downto 0);
282         dout_1: out std_logic_vector(17 downto 0);
283         dout_2: out std_logic_vector(17 downto 0));
284 end component;
285 --
286 component f2_48k
287     port (
288         clk: in std_logic;
289         nd: in std_logic;
290         rfd: out std_logic;
291         rdy: out std_logic;
292         din_1: in std_logic_vector(16 downto 0);
293         din_2: in std_logic_vector(16 downto 0);
294         dout_1: out std_logic_vector(17 downto 0);
295         dout_2: out std_logic_vector(17 downto 0));
296 end component;
297
298 component f3_48k
299     port (
300         clk: in std_logic;
301         nd: in std_logic;
302         rfd: out std_logic;
303         rdy: out std_logic;
304         din_1: in std_logic_vector(16 downto 0);
305         din_2: in std_logic_vector(16 downto 0);
306         dout_1: out std_logic_vector(17 downto 0);
307         dout_2: out std_logic_vector(17 downto 0));
308 end component;
309
310 component f4_48k
311     port (
312         clk: in std_logic;
313         nd: in std_logic;
314         rfd: out std_logic;
315         rdy: out std_logic;
316         din_1: in std_logic_vector(16 downto 0);
317         din_2: in std_logic_vector(16 downto 0);
318         dout_1: out std_logic_vector(17 downto 0);
319         dout_2: out std_logic_vector(17 downto 0));
320 end component;
321
322 component f5_48k
323     port (
324         clk: in std_logic;
325         nd: in std_logic;
326         rfd: out std_logic;
327         rdy: out std_logic;
328         din_1: in std_logic_vector(16 downto 0);
329         din_2: in std_logic_vector(16 downto 0);
330         dout_1: out std_logic_vector(17 downto 0);
331         dout_2: out std_logic_vector(17 downto 0));
332 end component;
333
334 component f6_48k
335     port (
336         clk: in std_logic;
337         nd: in std_logic;
338         rfd: out std_logic;
339         rdy: out std_logic;
340         din_1: in std_logic_vector(16 downto 0);
341         din_2: in std_logic_vector(16 downto 0);
342         dout_1: out std_logic_vector(17 downto 0);

```

```

343     dout_2: out std_logic_vector(17 downto 0));
344 end component;
345
346 component f7_48k
347 port (
348     clk: in std_logic;
349     nd: in std_logic;
350     rfd: out std_logic;
351     rdy: out std_logic;
352     din_1: in std_logic_vector(16 downto 0);
353     din_2: in std_logic_vector(16 downto 0);
354     dout_1: out std_logic_vector(17 downto 0);
355     dout_2: out std_logic_vector(17 downto 0));
356 end component;
357
358 component f8_48k
359 port (
360     clk: in std_logic;
361     nd: in std_logic;
362     rfd: out std_logic;
363     rdy: out std_logic;
364     din_1: in std_logic_vector(16 downto 0);
365     din_2: in std_logic_vector(16 downto 0);
366     dout_1: out std_logic_vector(17 downto 0);
367     dout_2: out std_logic_vector(17 downto 0));
368 end component;
369
370 component f9_48k
371 port (
372     clk: in std_logic;
373     nd: in std_logic;
374     rfd: out std_logic;
375     rdy: out std_logic;
376     din_1: in std_logic_vector(16 downto 0);
377     din_2: in std_logic_vector(16 downto 0);
378     dout_1: out std_logic_vector(17 downto 0);
379     dout_2: out std_logic_vector(17 downto 0));
380 end component;
381
382 COMPONENT gainAtten
383 PORT(
384     input : IN std_logic_vector(17 downto 0);
385     pcmInput : IN std_logic_vector(7 downto 0);
386     output : OUT std_logic_vector(17 downto 0)
387 );
388 END COMPONENT;
389
390 begin
391
392     -- Instantiate clock manager. This IP CORE generates and distributes
393     -- the clocks required by the system from the BITCLK signal, which
394     -- comes from the LM4550.
395     masterClock : clockManager
396     port map
397     (
398         -- Clock in ports
399         CLK_IN1 => BITCLK,
400         -- Clock out ports
401         CLK_OUT1 => clk12_288M,
402         CLK_OUT2 => clk24_576M,
403         CLK_OUT3 => clk2_048M,
404         RESET => notSysReset,
405         CLK_VALID => CLK_VALID);
406
407     -- Instantiate the LM4550 driver.
408     audDriver: codecDriver
409     port map(
410         BITCLK => clk12_288M,
411         AUDSYNC => bufAUDSYNC,
412         AUDRST => bufAUDRST,

```

```

412     AUDSDI => AUDSDI,
413     AUDSDO => bufAUDSDO,
414     debug => audDebug,
415     in_pcm_r => audioOut_r,
416     in_pcm_l => audioOut_l,
417     out_pcm_r => audioIn_r,
418     out_pcm_l => audioIn_l,
419     shortReset => shortReset,
420     longReset => longReset,
421     dataOk => codecDataOk,
422     intfcsync => codecIntfcsync
423 );
424 AUDSYNC <= bufAUDSYNC;
425 AUDSDO <= bufAUDSDO;
426 AUDRST <= bufAUDRST;
427
428 -- Instantiate the interfaceDriver, which controls the LED and ADC drivers.
429 Inst_interfaceDriver2: interfaceDriver2 PORT MAP(
430     ADC_DATA_OUT => ADC_DATA_OUT,
431     ADC_SYSCLK => ADC_SYSCLK,
432     ADC_IOCLK => ADC_IOCLK,
433     ADC_ADDR_INPUT => ADC_ADDR_INPUT,
434     ADC_CS_C => ADC_CS_C,
435     LED_SIN => LED_SIN,
436     LED_BLANK => LED_BLANK,
437     LED_SCLK => LED_SCLK,
438     LED_LAT => LED_LAT,
439     reset => longReset,
440     clk2ish => clk2_048M,
441     debug => intDebug,
442     adc1_out => adc1,
443     adc2_out => adc2,
444     adc3_out => adc3,
445     adc4_out => adc4,
446     adc5_out => adc5,
447     adc6_out => adc6,
448     adc7_out => adc7,
449     adc8_out => adc8,
450     adc9_out => adc9,
451     led1_in => led1,
452     led2_in => led2,
453     led3_in => led3,
454     led4_in => led4,
455     led5_in => led5,
456     led6_in => led6,
457     led7_in => led7,
458     led8_in => led8,
459     led9_in => led9
460 );
461
462 -- Instantiate all 9 of the FIR filters used for audio processing. All of
463 -- these filters are Xilinx FIR Compiler 5.0 Cores.
464 filter1 : fl_48k
465     port map (
466         clk => clk24_576M,
467         nd => nd1,
468         rfd => rfd1,
469         rdy => rdy1,
470         din_1 => audioIn_l(17 downto 1),
471         din_2 => audioIn_r(17 downto 1),
472         dout_1 => pregam1_l,
473         dout_2 => pregam1_r);
474
475 filter2 : f2_48k
476     port map (
477         clk => clk24_576M,
478         nd => nd2,
479         rfd => rfd2,
480         rdy => rdy2,

```

```

481         din_1 => audioIn_l(17 downto 1),
482         din_2 => audioIn_r(17 downto 1),
483         dout_1 => pregam2_l,
484         dout_2 => pregam2_r);
485
486 filter3 : f3_48k
487     port map (
488         clk => clk24_576M,
489         nd => nd3,
490         rfd => rfd3,
491         rdy => rdy3,
492         din_1 => audioIn_l(17 downto 1),
493         din_2 => audioIn_r(17 downto 1),
494         dout_1 => pregam3_l,
495         dout_2 => pregam3_r);
496
497 filter4 : f4_48k
498     port map (
499         clk => clk12_288M,
500         nd => nd4,
501         rfd => rfd4,
502         rdy => rdy4,
503         din_1 => audioIn_l(17 downto 1),
504         din_2 => audioIn_r(17 downto 1),
505         dout_1 => pregam4_l,
506         dout_2 => pregam4_r);
507
508 filter5 : f5_48k
509     port map (
510         clk => clk12_288M,
511         nd => nd5,
512         rfd => rfd5,
513         rdy => rdy5,
514         din_1 => audioIn_l(17 downto 1),
515         din_2 => audioIn_r(17 downto 1),
516         dout_1 => pregam5_l,
517         dout_2 => pregam5_r);
518
519 filter6 : f6_48k
520     port map (
521         clk => clk12_288M,
522         nd => nd6,
523         rfd => rfd6,
524         rdy => rdy6,
525         din_1 => audioIn_l(17 downto 1),
526         din_2 => audioIn_r(17 downto 1),
527         dout_1 => pregam6_l,
528         dout_2 => pregam6_r);
529
530 filter7 : f7_48k
531     port map (
532         clk => clk12_288M,
533         nd => nd7,
534         rfd => rfd7,
535         rdy => rdy7,
536         din_1 => audioIn_l(17 downto 1),
537         din_2 => audioIn_r(17 downto 1),
538         dout_1 => pregam7_l,
539         dout_2 => pregam7_r);
540
541 filter8 : f8_48k
542     port map (
543         clk => clk12_288M,
544         nd => nd8,
545         rfd => rfd8,
546         rdy => rdy8,
547         din_1 => audioIn_l(17 downto 1),
548         din_2 => audioIn_r(17 downto 1),
549         dout_1 => pregam8_l,

```

```

550         dout_2 => pregam8_r);
551
552 filter9 : f9_48k
553     port map (
554         clk => clk12_288M,
555         nd => nd9,
556         rfd => rfd9,
557         rdy => rdy9,
558         din_1 => audioIn_l(17 downto 1),
559         din_2 => audioIn_r(17 downto 1),
560         dout_1 => pregam9_l,
561         dout_2 => pregam9_r);
562
563 -- Assign all of the "New Data" pins for each FIR filter to the codecDataOk
564 -- signal. This ensures that all of the FIR filters will be synchronized, as
565 -- they will all begin to process data on the first rising clock edge after
566 -- the codecDataOk signal is asserted.
567 nd1 <= codecDataOk;
568 nd2 <= codecDataOk;
569 nd3 <= codecDataOk;
570 nd4 <= codecDataOk;
571 nd5 <= codecDataOk;
572 nd6 <= codecDataOk;
573 nd7 <= codecDataOk;
574 nd8 <= codecDataOk;
575 nd9 <= codecDataOk;
576
577
578 -- Instantiate all of the gain/attenuation modules. These modules adjust the
579 -- gain and attenuation of each audio signal coming out of every FIR filter,
580 -- based on the data received from the ADC.
581 gam1r: gainAtten PORT MAP(
582     input => pregam1_r ,
583     pcmInput => adc1,
584     output => glout_r
585 );
586
587 gam1l: gainAtten PORT MAP(
588     input => pregam1_l,
589     pcmInput => adc1,
590     output => glout_l
591 );
592
593 gam2r: gainAtten PORT MAP(
594     input => pregam2_r ,
595     pcmInput => adc2,
596     output => g2out_r
597 );
598
599 gam2l: gainAtten PORT MAP(
600     input => pregam2_l,
601     pcmInput => adc2,
602     output => g2out_l
603 );
604
605 gam3r: gainAtten PORT MAP(
606     input => pregam3_r ,
607     pcmInput => adc3,
608     output => g3out_r
609 );
610
611 gam3l: gainAtten PORT MAP(
612     input => pregam3_l,
613     pcmInput => adc3,
614     output => g3out_l
615 );
616
617 gam4r: gainAtten PORT MAP(
618     input => pregam4_r ,

```

```

619         pcmInput => adc4,
620         output => g4out_r
621     );
622
623     gam4l: gainAtten PORT MAP(
624         input => pregam4_l,
625         pcmInput => adc4,
626         output => g4out_l
627     );
628
629     gam5r: gainAtten PORT MAP(
630         input => pregam5_r ,
631         pcmInput => adc5,
632         output => g5out_r
633     );
634
635     gam5l: gainAtten PORT MAP(
636         input => pregam5_l,
637         pcmInput => adc5,
638         output => g5out_l
639     );
640
641
642     gam6r: gainAtten PORT MAP(
643         input => pregam6_r ,
644         pcmInput => adc6,
645         output => g6out_r
646     );
647
648     gam6l: gainAtten PORT MAP(
649         input => pregam6_l,
650         pcmInput => adc6,
651         output => g6out_l
652     );
653
654
655     gam7r: gainAtten PORT MAP(
656         input => pregam7_r ,
657         pcmInput => adc7,
658         output => g7out_r
659     );
660
661     gam7l: gainAtten PORT MAP(
662         input => pregam7_l,
663         pcmInput => adc7,
664         output => g7out_l
665     );
666
667
668     gam8r: gainAtten PORT MAP(
669         input => pregam8_r ,
670         pcmInput => adc8,
671         output => g8out_r
672     );
673
674     gam8l: gainAtten PORT MAP(
675         input => pregam8_l,
676         pcmInput => adc8,
677         output => g8out_l
678     );
679
680     gam9r: gainAtten PORT MAP(
681         input => pregam9_r ,
682         pcmInput => adc9,
683         output => g9out_r
684     );
685
686     gam9l: gainAtten PORT MAP(
687         input => pregam9_l,

```

```

688     pcmInput => adc9,
689     output => g9out_l
690 );
691
692 -- Instantiate the summation block, which sums all of the FIR filter outputs
693 -- together into one signal, which is the filtered audio output.
694 Inst_summer9x2ch: summer9x2ch PORT MAP (
695     clock => clk12_288M,
696     in1_r => g1out_r,
697     in1_l => g1out_l,
698     in2_r => g2out_r,
699     in2_l => g2out_l,
700     in3_r => g3out_r,
701     in3_l => g3out_l,
702     in4_r => g4out_r,
703     in4_l => g4out_l,
704     in5_r => g5out_r,
705     in5_l => g5out_l,
706     in6_r => g6out_r,
707     in6_l => g6out_l,
708     in7_r => g7out_r,
709     in7_l => g7out_l,
710     in8_r => g8out_r,
711     in8_l => g8out_l,
712     in9_r => g9out_r,
713     in9_l => g9out_l,
714     out_r => audioOut_r,
715     out_l => audioOut_l
716 );
717
718 -- Instantiate all of the LED lookup tables. One lookup table for each
719 -- frequency band. The lookup tables assign an output to the LEDs, based
720 -- on the PCM values of that band.
721 ledLut1: ledLut PORT MAP (
722     bandPcm => g1out_r ,
723     ledOut => led1
724 );
725 ledLut2: ledLut PORT MAP (
726     bandPcm => g2out_r ,
727     ledOut => led2
728 );
729
730 ledLut3: ledLut PORT MAP (
731     bandPcm => g3out_r ,
732     ledOut => led3
733 );
734 ledLut4: ledLut PORT MAP (
735     bandPcm => g4out_r ,
736     ledOut => led4
737 );
738 ledLut5: ledLut PORT MAP (
739     bandPcm => g5out_r ,
740     ledOut => led5
741 );
742 ledLut6: ledLut PORT MAP (
743     bandPcm => g6out_r ,
744     ledOut => led6
745 );
746 ledLut7: ledLut PORT MAP (
747     bandPcm => g7out_r ,
748     ledOut => led7
749 );
750 ledLut8: ledLut PORT MAP (
751     bandPcm => g8out_r ,
752     ledOut => led8
753 );
754 ledLut9: ledLut PORT MAP (
755     bandPcm => g9out_r ,
756     ledOut => led9

```

```

757 );
758
759 -- Reset timer generator -----
760 -- This is to generate a long reset on system startup, without relying on
761 -- BITCLK from the LM4550. The longReset and shortReset signals both begin
762 -- at the same time, but the longReset signal lasts longer. The purpose of
763 -- this is to give the LM4550 to set up (which is reset with shortReset)
764 -- before the rest of the system is active (which is reset with longReset).
765 -----
766 process (sysClk, sysReset) begin
767     if rising_edge(sysClk) then
768         if sysReset = '0' then
769             resetGenerator <= "000000000000000000000000";
770             longReset <= '0';
771             shortReset <= '0';
772         elsif resetGenerator = "00000000000000000000100000" then
773             shortReset <= '1';
774             resetGenerator <= "00000000000000000000100001";
775         elsif resetGenerator = "111111111111111111111111" then
776             longReset <= '1';
777         else
778             resetGenerator <= resetGenerator + "0000000000000000000001";
779         end if;
780     end if;
781 end process;
782 notSysReset <= not(shortReset);
783 -----
784
785 -- Debug ports, for system development. These control the outputs to the 8
786 -- LEDs and the 8-pin PMOD connector on the Atlys board.
787 led <= "00000000";
788 JB(0) <= '0';
789 JB(1) <= '0';
790 JB(2) <= '0';
791 JB(3) <= '0';
792 JB(4) <= '0';
793 JB(5) <= '0';
794 JB(6) <= '0';
795 JB(7) <= '0';
796
797 end Behavioral;

```


codecDriver.vhd

```
1  -----
2  -- audDriver.vhd -----
3  -- Author: Anthony Giardina --
4  -- For: Graphic Audio EQ Senior Project --
5  -- Last Modified: 5/29/2012 --
6  -- Purpose: This module is a driver for the National Semiconductor LM4550 --
7  -- audio codec. Specifically, the LM4550BVH. It uses the Intel AC-LINK --
8  -- protocol. It configures registers in the LM4550, and then reads and --
9  -- writes 18-bit PCM values to the device at 48kHz. --
10 -----
11 -----
12 library IEEE;
13 use IEEE.STD_LOGIC_1164.ALL;
14 use IEEE.std_logic_unsigned.all;
15 use IEEE.NUMERIC_STD.ALL;
16
17 entity codecDriver is
18     Port (
19         --Communication signals for physical AC-Link connection to codec:
20         BITCLK : in STD_LOGIC;
21         AUDSYNC : out STD_LOGIC;
22         AUDRST : out STD_LOGIC;
23         AUDSDI : in STD_LOGIC;
24         AUDSDO : out STD_LOGIC;
25         debug : out std_logic_vector(7 downto 0);
26         --stereo PCM data stream between codec driver and audio processor:
27         in_pcm_r : in std_logic_vector (17 downto 0);
28         in_pcm_l : in std_logic_vector (17 downto 0);
29         out_pcm_r : out std_logic_vector (17 downto 0);
30         out_pcm_l : out std_logic_vector (17 downto 0);
31         -- Signals for system control and synchronization:
32         shortReset : in std_logic;
33         longReset : in std_logic;
34         intfcSync : out std_logic;
35         dataOk : out std_logic
36     );
37 end codecDriver;
38
39 architecture Behavioral of codecDriver is
40
41     COMPONENT frameBuilder
42     PORT(
43         pcmL : IN std_logic_vector(17 downto 0);
44         pcmR : IN std_logic_vector(17 downto 0);
45         codecReady : IN std_logic;
46         cmd : IN std_logic_vector(3 downto 0);
47         frame : OUT std_logic_vector(95 downto 0)
48     );
49 END COMPONENT;
50
51     -- The codecReady bit is set when the LM4550 has signaled that it
52     -- it's power supplies have stabalized, it is internally ready, and
53     -- can accept new data.
54     signal codecReady : std_logic;
55     -- The following two signals are the PCM values which are sent to the
56     -- LM4550, once they are assembled into complete data packets.
57     signal PCM_R : std_logic_vector (17 downto 0);
58     signal PCM_L : std_logic_vector (17 downto 0);
59     -- The following two signals are the PCM values that have been read
60     -- in from the LM4550, from the line-in port.
61     signal PCM_R_IN : std_logic_vector (17 downto 0);
62     signal PCM_L_IN : std_logic_vector (17 downto 0);
63     -- the cmd signal tells the frameBuilder module what frame it should build.
64     -- see where this signal is used for more info:
65     signal cmd : std_logic_vector (3 downto 0);
```

```

66     -- the frame signal is the assembled data packet that is sent to the LM4550:
67 signal frame: std_logic_vector (95 downto 0);
68     -- bitCounter is a state machine variable that keeps track of how many clock
69     -- cycles have occurred since the beginning of each communication frame
70     -- with the LM4550.
71 signal bitCounter: std_logic_vector (7 downto 0);
72     -- operation counter is a state machine variable that determines the
73     -- value of cmd.
74 signal operationCounter: std_logic_vector (5 downto 0);
75     -- readBackAddr is the address value that is read back from the LM4550 after
76     -- a register is programmed. The readBackAddr must match the address that was
77     -- previously written. Same concept for readBackData.
78 signal readBackAddr: std_logic_vector (6 downto 0);
79 signal readBackData: std_logic_vector (15 downto 0);
80     -- lastAddr keeps track of the last address that was written
81     -- for readback verification. Same concept for lastData and lastCodecReady.
82 signal lastAddr : std_logic_vector (6 downto 0);
83 signal lastData: std_logic_vector (15 downto 0);
84 signal lastCodecReady: std_logic;
85     -- This signal exists to complete a case statement, and has no real purpose:
86 signal a: std_logic;
87     -- paddedFrame is the frame signal, with some zeroes padded to the front,
88     -- so that the timing diagram matches properly.
89 signal paddedFrame: std_logic_vector (97 downto 0);
90     -- internal buffer for the AUDSYNC signal:
91 signal sync: std_logic;
92
93 begin
94
95     -- Reset the LM4550. Using the shortReset instead of longReset ensures
96     -- that the LM4550 BITCLK signal, which is required for proper operation
97     -- of most of the firmware, is up and running properly before the rest of
98     -- the firmware comes out of the reset state, since it all uses the
99     -- longReset signal.
100 AUDRST <= shortReset;
101
102     -- Debug connection, for communicating to higher level modules.
103 debug(0) <= '0';
104 debug(1) <= '0';
105 debug(2) <= '0';
106 debug(3) <= '0';
107 debug(4) <= '0';
108 debug(5) <= '0';
109 debug(6) <= '0';
110 debug(7) <= '0';
111
112     -- Update the PCM values synchronously, so that they are not accidentally
113     -- read/written when they are being updated/used.
114 process (sync) begin
115 if rising_edge(sync) then
116
117     PCM_R <= in_pcm_r;
118     PCM_L <= in_pcm_l;
119
120     out_pcm_r <= PCM_R_IN;
121     out_pcm_l <= PCM_L_IN;
122
123 end if;
124 end process;
125
126
127     -- Instantiate the frameBuilder module, which assembles the data packets,
128     -- which are then sent to the LM4550.
129 Inst_frameBuilder: frameBuilder PORT MAP(
130     pcmL => PCM_L,
131     pcmR => PCM_R,
132     codecReady => codecReady,
133     cmd => cmd,
134     frame => frame

```

```

135     );
136
137     -- Assign values to the AUDSYNC signal and it's buffer:
138     sync <= '1' when (bitCounter >= "00000000" and bitCounter <= "00001111") else
139         '0';
140     AUDSYNC <= sync; -- buffer so we can use the signal internally.
141
142     -- Assign cmd values, based on the operationCounter state machine.
143     with operationCounter select
144         cmd <= "0000" when "000000", --nothing
145             "0000" when "000001", --nothing
146             "0100" when "000010", --write
147             "1100" when "000011", --request read
148             "0000" when "000100", --read and verify
149             "0110" when "000101", --write
150             "1110" when "000110", --request read
151             "0000" when "000111", --read and verify
152             "0010" when "001000", --write
153             "1010" when "001001", --read
154             "0000" when "001010", --verify
155             "0011" when "001011", --write
156             "1011" when "001100", --read
157             "0000" when "001101", --verify
158             "0000" when others;
159
160     -- This statement places the proper bit of the current frame
161     -- on the AUDSDO pin.
162     AUDSDO <= '0' when longReset = '0' else
163         paddedFrame (96 - to_integer(unsigned(bitCounter)))
164         when bitCounter <= "01011111" else
165         '0';
166
167     -- Adjust the frame, so that it starts at the proper time.
168     paddedFrame <= "00" & frame;
169
170     -- This process controls the large state machine, which controls the entire
171     -- driver.
172     process (longReset, BITCLK) begin
173         if rising_edge(BITCLK) then
174             if longReset = '0' then
175                 -- Synchronous reset:
176                 bitCounter <= "11111111";
177                 operationCounter <= "000000";
178                 lastData <= "0000000000000000";
179                 lastAddr <= "0000000";
180             elsif bitCounter = "11111111" then
181                 -- If in the final state, reset the state machine.
182                 bitCounter <= "00000000";
183                 -- Latch in the value of codecReady, so we know what to do
184                 -- with the PCM values on the next frame.
185                 codecReady <= lastCodecReady;
186                 if (operationCounter = "000010" or operationCounter = "000101"
187                     or operationCounter = "001000"
188                     or operationCounter = "001011" ) then
189                     -- these are the write operations.
190                     -- Proceed to the read/verify operation.
191                     lastAddr <= frame(78 downto 72);
192                     lastData <= frame(59 downto 44);
193                     operationCounter <= operationCounter + "000001";
194                 elsif (operationCounter = "000011" or operationCounter = "000110"
195                     or operationCounter = "001001"
196                     or operationCounter = "001100" ) then
197                     -- Requesting a readback of the previously written
198                     -- register. Move along to verification.
199                     operationCounter <= operationCounter + "000001";
200                 elsif (operationCounter = "000100" or operationCounter = "000111"
201                     or operationCounter = "001010"
202                     or operationCounter = "001101") then
203                     -- Reading back the previously requested information.

```

```

204         -- Make a decision about about the next state, based
205         -- on the validity of the information read back.
206         if (lastAddr = readBackAddr and lastData = readBackData) then
207             -- if the data and address written match the data and address
208             -- read, proceed to the next operation
209             operationCounter <= operationCounter + "000001";
210         else
211             -- if the read/write data does not match, go to the
212             -- previous state and try again.
213             operationCounter <= operationCounter - "000010";
214         end if;
215         elsif (operationCounter = "000000" or operationCounter = "000001" )
216             then
217                 -- These are the do nothing operations.
218                 -- Just advance to the next operation.
219                 operationCounter <= operationCounter + "000001";
220             end if;
221         else
222             bitCounter <= bitCounter + "00000001";
223         end if;
224     end if;
225 end process;
226
227 -- This process reads in bits from the AUDSDI pin of rht LM4550
228 -- at the proper time, and also generates synchronization signals
229 -- which are used to synchronize the audio processing filters and
230 -- the interface module.
231 process (longReset, BITCLK) begin
232     if falling_edge(BITCLK) then
233         case bitCounter is
234             --when "00000000" => ;
235             when "00000001" => lastCodecReady <= AUDSDI;
236             --when "00000010" => ;
237             --when "00000011" => ;
238             --when "00000100" => ;
239             when "00000101" => intfcsync <= '1';
240             when "00000110" => intfcsync <= '0';
241             --when "00000111" => ;
242             --when "00001000" => ;
243             --when "00001001" => ;
244             --when "00001010" => ;
245             --when "00001011" => ;
246             --when "00001100" => ;
247             --when "00001101" => ;
248             --when "00001110" => ;
249             --when "00001111" => ;
250             --when "00010000" => ;
251             --when "00010001" => ;
252             when "00010010" => readBackAddr(6) <= AUDSDI;
253             when "00010011" => readBackAddr(5) <= AUDSDI;
254             when "00010100" => readBackAddr(4) <= AUDSDI;
255             when "00010101" => readBackAddr(3) <= AUDSDI;
256             when "00010110" => readBackAddr(2) <= AUDSDI;
257             when "00010111" => readBackAddr(1) <= AUDSDI;
258             when "00011000" => readBackAddr(0) <= AUDSDI;
259             --when "00011001" => ;
260             --when "00011010" => ;
261             --when "00011011" => ;
262             --when "00011100" => ;
263             --when "00011101" => ;
264             --when "00011110" => ;
265             --when "00011111" => ;
266             --when "00100000" => ;
267             --when "00100001" => ;
268             --when "00100010" => ;
269             --when "00100011" => ;
270             --when "00100100" => ;
271             when "00100101" => readBackData(15) <= AUDSDI;
272             when "00100110" => readBackData(14) <= AUDSDI;

```

```

273     when "00100111" => readBackData(13) <= AUDSDI;
274     when "00101000" => readBackData(12) <= AUDSDI;
275     when "00101001" => readBackData(11) <= AUDSDI;
276     when "00101010" => readBackData(10) <= AUDSDI;
277     when "00101011" => readBackData(9) <= AUDSDI;
278     when "00101100" => readBackData(8) <= AUDSDI;
279     when "00101101" => readBackData(7) <= AUDSDI;
280     when "00101110" => readBackData(6) <= AUDSDI;
281     when "00101111" => readBackData(5) <= AUDSDI;
282     when "00110000" => readBackData(4) <= AUDSDI;
283     when "00110001" => readBackData(3) <= AUDSDI;
284     when "00110010" => readBackData(2) <= AUDSDI;
285     when "00110011" => readBackData(1) <= AUDSDI;
286     when "00110100" => readBackData(0) <= AUDSDI;
287     --when "00110101" => ;
288     --when "00110110" => ;
289     --when "00110111" => ;
290     --when "00111000" => ;
291     when "00111001" => PCM_L_IN(17) <= AUDSDI;
292     when "00111010" => PCM_L_IN(16) <= AUDSDI;
293     when "00111011" => PCM_L_IN(15) <= AUDSDI;
294     when "00111100" => PCM_L_IN(14) <= AUDSDI;
295     when "00111101" => PCM_L_IN(13) <= AUDSDI;
296     when "00111110" => PCM_L_IN(12) <= AUDSDI;
297     when "00111111" => PCM_L_IN(11) <= AUDSDI;
298     when "01000000" => PCM_L_IN(10) <= AUDSDI;
299     when "01000001" => PCM_L_IN(9) <= AUDSDI;
300     when "01000010" => PCM_L_IN(8) <= AUDSDI;
301     when "01000011" => PCM_L_IN(7) <= AUDSDI;
302     when "01000100" => PCM_L_IN(6) <= AUDSDI;
303     when "01000101" => PCM_L_IN(5) <= AUDSDI;
304     when "01000110" => PCM_L_IN(4) <= AUDSDI;
305     when "01000111" => PCM_L_IN(3) <= AUDSDI;
306     when "01001000" => PCM_L_IN(2) <= AUDSDI;
307     when "01001001" => PCM_L_IN(1) <= AUDSDI;
308     when "01001010" => PCM_L_IN(0) <= AUDSDI;
309     --when "01001011" => ;
310     --when "01001100" => ;
311     when "01001101" => PCM_R_IN(17) <= AUDSDI;
312     when "01001110" => PCM_R_IN(16) <= AUDSDI;
313     when "01001111" => PCM_R_IN(15) <= AUDSDI;
314     when "01010000" => PCM_R_IN(14) <= AUDSDI;
315     when "01010001" => PCM_R_IN(13) <= AUDSDI;
316     when "01010010" => PCM_R_IN(12) <= AUDSDI;
317     when "01010011" => PCM_R_IN(11) <= AUDSDI;
318     when "01010100" => PCM_R_IN(10) <= AUDSDI;
319     when "01010101" => PCM_R_IN(9) <= AUDSDI;
320     when "01010110" => PCM_R_IN(8) <= AUDSDI;
321     when "01010111" => PCM_R_IN(7) <= AUDSDI;
322     when "01011000" => PCM_R_IN(6) <= AUDSDI;
323     when "01011001" => PCM_R_IN(5) <= AUDSDI;
324     when "01011010" => PCM_R_IN(4) <= AUDSDI;
325     when "01011011" => PCM_R_IN(3) <= AUDSDI;
326     when "01011100" => PCM_R_IN(2) <= AUDSDI;
327     when "01011101" => PCM_R_IN(1) <= AUDSDI;
328     when "01011110" => PCM_R_IN(0) <= AUDSDI;
329     --when "01011111" => ;
330     -- Assert a signal so that he filters know when to begin processing
331     -- data. dataOk is asserted once the PCM values are finished
332     -- being read in from the LM4550.
333     when "01100010" => dataOk <= '1';
334     when "01100011" => dataOk <= '0';
335     when others => a <= a;
336     end case;
337   end if;
338 end process;
339
340 end Behavioral;

```

frameBuilder.vhd

```
1  -----
2  -- frameBuilder.vhd -----
3  -- Author: Anthony Giardina -----
4  -- For: Graphic Audio EQ Senior Project -----
5  -- Last Modified: 5/29/2012 -----
6  -- Purpose: This module assembles data packets, which are sent to the LM4550. --
7  -- It constructs these packets based on the current requested command, --
8  -- which could be writing or reading a register, and the desired PCM --
9  -- values to be sent to the LM4550 for output. -----
10 -----
11 -----
12
13 library IEEE;
14 use IEEE.STD_LOGIC_1164.ALL;
15
16 entity frameBuilder is
17     Port (
18         -- Audio output PCM signals, which are sent to the LM4550:
19         pcmL : in  STD_LOGIC_VECTOR (17 downto 0);
20         pcmR : in  STD_LOGIC_VECTOR (17 downto 0);
21         -- Status of the LM4550, ready or not:
22         codecReady : in  STD_LOGIC;
23         -- Desired command:
24         cmd : in  STD_LOGIC_VECTOR (3 downto 0);
25         -- Assembled output frame:
26         frame : out  STD_LOGIC_VECTOR (95 downto 0)
27     );
28 end frameBuilder;
29
30 architecture Behavioral of frameBuilder is
31
32
33     COMPONENT cmdBank
34     PORT(
35         cmd : IN std_logic_vector(3 downto 0);
36         CMD_ADDR : OUT std_logic_vector(6 downto 0);
37         CMD_DATA : OUT std_logic_vector(15 downto 0)
38     );
39     END COMPONENT;
40
41     -- address slot of the communication frame:
42     signal address: std_logic_vector (6 downto 0);
43     -- command slot of the communication frame:
44     signal command: std_logic_vector (15 downto 0);
45
46 begin
47
48     -- Instantiate the command back, which is essentially a lookup table,
49     -- creating the ADDRESS and DATA slots of the communication frame.
50     Inst_cmdBank: cmdBank PORT MAP(
51         cmd => cmd,
52         CMD_ADDR => address,
53         CMD_DATA => command
54     );
55
56
57     -- Tag Slot -----
58     -- Indicate that the frame contains valid data, if the codec is ready
59     -- to accept data.
60     frame (95) <= codecReady;
61     -- Set the control address valid flag:
62     frame (94) <= '0' when codecReady = '0' else -- 1: control address is valid
63         '1' when cmd(3) = '1' or cmd(2) = '1' or cmd(1) = '1'
64         or cmd(0) = '1' else
65         '0';
66     -- Set the control data valid flag:
67     frame (93) <= '0' when codecReady = '0' else -- 1: control data is valid
68         -- (this is valid on a write,
```

```

69                                     -- invalid on a read, invalid
70                                     -- if no cmd at all)
71         '1' when cmd(3) = '0' and (cmd(2) = '1' or cmd(1) = '1'
72             or cmd(0) = '1') else
73             '0';
74     -- Set the left and right PCM data valid flags:
75     frame (92) <= '0' when codecReady = '0' else -- 1: left PCM data is valid.
76                                     -- Always send PCM data if
77                                     -- codec is ready.
78         '1';
79     frame (91) <= '0' when codecReady = '0' else -- 1: Right PCM data is valid.
80                                     -- Always send PCM data if
81                                     -- codec is ready.
82         '1';
83     -- This is valid slot data for channels that we don't use, so it's always 0:
84     frame (90 downto 84) <= "0000000";
85     frame (83 downto 80) <= "0000"; -- unused bits stuffed with zeroes.
86
87     -- Control Address slot -----
88     frame (79) <= '0' when codecReady = '0' else -- read or write
89         cmd(3);
90     -- address of register that's the target of the read/write operation
91     frame (78 downto 72) <= "0000000" when codecReady = '0' else
92         address;
93     frame (71 downto 60) <= "000000000000"; -- Unused bits
94
95     -- Control data slot -----
96     -- Data to be written to target register (all zeroes if read operation)
97     frame (59 downto 44) <= "0000000000000000" when codecReady = '0' else
98         command;
99     frame (43 downto 40) <= "0000"; -- unused bits
100
101     -- PCM left slot -----
102     -- Send PCM data only when the codec is ready
103     frame (39 downto 22) <= "000000000000000000" when codecReady = '0' else
104         pcmL;
105     frame (21 downto 20) <= "00"; -- unused bits
106
107     -- PCM right slot -----
108     -- send PCM data only when the codec is ready
109     frame (19 downto 2) <= "000000000000000000" when codecReady = '0' else
110         pcmR;
111     frame (1 downto 0) <= "00"; -- unused bits
112
113 end Behavioral;

```

cmdBank.vhd

```
1  -----
2  -- cmdBank.vhd -----
3  -- Author: Anthony Giardina -----
4  -- For: Graphic Audio EQ Senior Project -----
5  -- Last Modified: 5/29/2012 -----
6  -- Purpose: the cmdBank module stores register values, which are used to -----
7  -- configure the LM4550 on startup. It is essentially a large lookup table. -----
8  -----
9  -----
10 library IEEE;
11 use IEEE.STD_LOGIC_1164.ALL;
12 use IEEE.NUMERIC_STD.ALL;
13
14 entity cmdBank is
15     Port (
16         -- Command input:
17         cmd : in  STD_LOGIC_VECTOR (3 downto 0);
18         -- Address and Data outputs:
19         CMD_ADDR : out  STD_LOGIC_VECTOR (6 downto 0);
20         CMD_DATA : out  STD_LOGIC_VECTOR (15 downto 0)
21     );
22 end cmdBank;
23
24 architecture Behavioral of cmdBank is
25
26     -- All of these signals are used to store register configuration values.
27     -- They are only read, never written.
28     signal micGain: std_logic_vector (6 downto 0);
29     signal sourceSelect: std_logic;
30     signal recGainMute: std_logic_vector(4 downto 0);
31     signal pcmOutGAM: std_logic_vector (5 downto 0);
32     signal headphoneVol: std_logic_vector (5 downto 0);
33     signal masterVol: std_logic_vector (5 downto 0);
34
35 begin
36
37     -- First bit sets mute (1) or unmute (0).
38     -- second bit Sets mic gain to 0dB (0) or +20dB (1).
39     -- Last 5 bits set gain or attn. 00000 -> +12dB.
40     --                                01000 -> 0dB gain.
41     --                                11111 -> 34.5dB gain.
42     micGain <= "0001000";
43
44     -- Select recording source: mic (0) or line in (1)
45     sourceSelect <= '1';
46
47     -- Select recording source gain.
48     -- First bit is unmute (0) or mute(1).
49     -- Last 4 bits are gain. 0000 -> 0dB.
50     --                                1111 -> +22.5dB
51     recGainMute <= "00100";
52
53     -- PCM output from D->A converter gain.
54     -- first bit is unmute (0) or mute(1).
55     -- last 4 bits are 00000 -> +12dB gain.
56     --                                01000 -> 0dB gain.
57     --                                11111 -> -34.5dB gain.
58     pcmOutGAM <= "000111";
59
60     -- Headphone vol. First bit is unmute (0) or mute (1).
61     -- Last 5 bits are attenuation. 00000 -> 0dB.
62     --                                11111 -> -46.5dB atten.
63     headphoneVol <= "000000";
64
65     -- Master volume. same as headphone volmue as far as the bits are concerned.
```



```

66 masterVol <= "000000";
67
68 -- CMD:
69 -- 1001: Read Mic Gain (either 0dB or +20dB)
70 -- 1010: Read Record Select (source = 0: mic. Source = 1: line in.)
71 -- 1011: Read Record Gain
72 -- 1100: Read PCM output gain/attn/mute
73 -- 1101: Read Headphone volume
74 -- 1110: Read Master volume
75 -- 0001: Write Mic Gain (either 0dB or +20dB)
76 -- 0010: Write Record Select (source = 0: mic. Source = 1: line in.)
77 -- 0011: Write Record Gain
78 -- 0100: Write PCM output gain/attn/mute
79 -- 0101: Write Headphone volume
80 -- 0110: Write Master volume
81 -- cmd(3) is the leading bit, and determines a write (0)
82 -- or a read (1) operation. If it's a read operation, data field is blank.
83
84 -- Set the register address, based on this lookup table:
85 CMD_ADDR(6 downto 0) <= -- Mic Gain:
86     "0001110" when cmd(2 downto 0) = "001" else
87     -- Rec source:
88     "0011010" when cmd(2 downto 0) = "010" else
89     -- Rec Gain:
90     "0011100" when cmd(2 downto 0) = "011" else
91     -- PCM out Gain/attn/mute:
92     "0011000" when cmd(2 downto 0) = "100" else
93     -- Headphone Volume:
94     "0000100" when cmd(2 downto 0) = "101" else
95     -- Master volume:
96     "0000010" when cmd(2 downto 0) = "110" else
97     "0000000";
98
99 -- Set the register data, based on a lookup table:
100 CMD_DATA(15 downto 0) <= "0000000000000000"
101     when cmd(3) = '1' else
102
103     -- Mic Gain:
104     micGain(6) &
105     "00000000" &
106     micGain(5) &
107     '0' &
108     micGain(4 downto 0)
109     when cmd(2 downto 0) = "001" else
110
111     -- Rec source:
112     "00000" &
113     sourceSelect &
114     "0000000" &
115     sourceSelect &
116     "00"
117     when cmd(2 downto 0) = "010" else
118
119     -- Rec Gain:
120     recGainMute(4) &
121     "000" &
122     recGainMute(3 downto 0) &
123     "0000" &
124     recGainMute(3 downto 0)
125     when cmd(2 downto 0) = "011" else
126
127     -- PCM out Gain/attn/mute:
128     pcmOutGAM(5) &
129     "00" &
130     pcmOutGAM(4 downto 0) &
131     "000" &
132     pcmOutGAM(4 downto 0)
133     when cmd(2 downto 0) = "100" else
134

```

```

135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153 end Behavioral;

-- Headphone Volume:
headphoneVol(5) &
"00" &
headphoneVol(4 downto 0) &
"000" &
headphoneVol(4 downto 0)
when cmd(2 downto 0) = "101" else

-- Master volume:
masterVol(5) &
"00" &
masterVol(4 downto 0) &
"000" &
masterVol(4 downto 0)
when cmd(2 downto 0) = "110" else

"0000000000000000";

```

interfaceDriver2.vhd

```
1  -----
2  -- interfaceDriver2.vhd -----
3  -- Author: Anthony Giardina --
4  -- For: Graphic Audio EQ Senior Project --
5  -- Last Modified: 5/29/2012 --
6  -- Purpose: This is a top level driver for the peripheral board. It controls --
7  -- the LED driver and the ADC driver. --
8  -----
9  -----
10 library IEEE;
11 use IEEE.STD_LOGIC_1164.ALL;
12 use Ieee.std_logic_unsigned.all;
13
14 entity interfaceDriver2 is
15     Port (
16         -- ADC interface signals
17         ADC_DATA_OUT : IN std_logic;
18         ADC_SYSCLK : OUT std_logic;
19         ADC_IOCLK : OUT std_logic;
20         ADC_ADDR_INPUT : OUT std_logic;
21         ADC_CS_C : OUT std_logic;
22         -- LED driver signals.
23         LED_SIN : out STD_LOGIC;
24         LED_BLANK : out STD_LOGIC;
25         LED_SCLK : out STD_LOGIC;
26         LED_LAT : out STD_LOGIC_VECTOR (4 downto 0);
27         -- Driver reset signal:
28         reset : in STD_LOGIC;
29         -- 2.048MHZ clock:
30         clk2ish : in STD_LOGIC;
31         -- port used for debugging:
32         debug : out std_logic_vector (7 downto 0);
33         -- Data from the ADC
34         adc1_out : out std_logic_vector (7 downto 0);
35         adc2_out : out std_logic_vector (7 downto 0);
36         adc3_out : out std_logic_vector (7 downto 0);
37         adc4_out : out std_logic_vector (7 downto 0);
38         adc5_out : out std_logic_vector (7 downto 0);
39         adc6_out : out std_logic_vector (7 downto 0);
40         adc7_out : out std_logic_vector (7 downto 0);
41         adc8_out : out std_logic_vector (7 downto 0);
42         adc9_out : out std_logic_vector (7 downto 0);
43         -- Data sent to the LEDs
44         led1_in : in std_logic_vector (7 downto 0);
45         led2_in : in std_logic_vector (7 downto 0);
46         led3_in : in std_logic_vector (7 downto 0);
47         led4_in : in std_logic_vector (7 downto 0);
48         led5_in : in std_logic_vector (7 downto 0);
49         led6_in : in std_logic_vector (7 downto 0);
50         led7_in : in std_logic_vector (7 downto 0);
51         led8_in : in std_logic_vector (7 downto 0);
52         led9_in : in std_logic_vector (7 downto 0)
53     );
54 end interfaceDriver2;
55
56 architecture Behavioral of interfaceDriver2 is
57
58     COMPONENT ledDriver
59     PORT (
60
61         reset : IN std_logic;
62         clk1mhz : IN std_logic;
63         send : IN std_logic;
64         din : IN std_logic_vector(15 downto 0);
65         driverNum : IN std_logic_vector(2 downto 0);
```

```

66     LED_SIN : OUT std_logic;
67     LED_BLANK : OUT std_logic;
68     LED_SCLK : OUT std_logic;
69     LED_LAT : OUT std_logic_vector(4 downto 0)
70 );
71 END COMPONENT;
72
73 COMPONENT clockDivider
74 PORT(
75     reset : IN std_logic;
76     clk2ish : IN std_logic;
77     clk2mhz : OUT std_logic;
78     clk1mhz : OUT std_logic;
79     updateClk : OUT std_logic
80 );
81 END COMPONENT;
82
83 COMPONENT adcDriver
84 PORT(
85     addressIn : IN std_logic_vector(3 downto 0);
86     send : IN std_logic;
87     clk1mhz : IN std_logic;
88     clk2mhz : IN std_logic;
89     reset : IN std_logic;
90     ADC_DATA_OUT : IN std_logic;
91     dataOut : OUT std_logic_vector(7 downto 0);
92     dataOk : OUT std_logic;
93     ADC_SYSCCLK : OUT std_logic;
94     ADC_IOCLK : OUT std_logic;
95     ADC_ADDR_INPUT : OUT std_logic;
96     ADC_CS_C : OUT std_logic
97 );
98 END COMPONENT;
99
100 -- 1.024MHz clock:
101 signal clk1mhz : std_logic;
102 -- 2.048MHz clock:
103 signal clk2mhz : std_logic;
104 -- Clock which defines the period on which all of the ADC/LED Driver
105 -- devices are updated on:
106 signal updateClk : std_logic;
107 -- Control signal used for LED driver:
108 signal led_send : std_logic;
109 -- Data being sent to an individual LED driver:
110 signal led_din : std_logic_vector (15 downto 0);
111 -- Selects which driver the data is being sent to"
112 signal led_driverNum : std_logic_vector (2 downto 0);
113 -- State variables:
114 signal state : std_logic_vector (3 downto 0);
115 signal count : std_logic_vector (1 downto 0);
116 -- Signals used for rising edge detection:
117 signal lastUclk : std_logic;
118 signal lastUclk2 : std_logic;
119 -- Signals send to the LEDs:
120 signal led1 : std_logic_vector (7 downto 0);
121 signal led2 : std_logic_vector (7 downto 0);
122 signal led3 : std_logic_vector (7 downto 0);
123 signal led4 : std_logic_vector (7 downto 0);
124 signal led5 : std_logic_vector (7 downto 0);
125 signal led6 : std_logic_vector (7 downto 0);
126 signal led7 : std_logic_vector (7 downto 0);
127 signal led8 : std_logic_vector (7 downto 0);
128 signal led9 : std_logic_vector (7 downto 0);
129 -- Signals read back from the ADCs:
130 signal adc1 : std_logic_vector (7 downto 0);
131 signal adc2 : std_logic_vector (7 downto 0);
132 signal adc3 : std_logic_vector (7 downto 0);
133 signal adc4 : std_logic_vector (7 downto 0);
134 signal adc5 : std_logic_vector (7 downto 0);

```

```

135     signal adc6 : std_logic_vector (7 downto 0);
136     signal adc7 : std_logic_vector (7 downto 0);
137     signal adc8 : std_logic_vector (7 downto 0);
138     signal adc9 : std_logic_vector (7 downto 0);
139     -- Control signals for the ADC driver:
140     signal adc_addressIn : std_logic_vector(3 downto 0);
141     signal adc_dataOut : std_logic_vector (7 downto 0);
142     signal adc_dataOk : std_logic;
143     signal adc_send : std_logic;
144     -- Used for rising edge detection:
145     signal lastOk : std_logic;
146
147 begin
148
149     -- Optional signals for debugging:
150     debug(0) <= '0';
151     debug(1) <= '0';
152     debug(2) <= '0';
153     debug(3) <= '0';
154     debug(4) <= '0';
155     debug(5) <= '0';
156     debug(6) <= '0';
157     debug(7) <= '0';
158
159     -- LED Driver Controller -----
160     -----
161     -- Set the led data in port to the proper LED values, based on which driver
162     -- is being written to, determined by the state variable:
163     led_din <= not(led1(0) & led1(1) & led1(2) & led1(3) & led1(4) &
164         led1(5) & led1(6) & led1(7) & led2)
165         when state = "0000" else
166         not(led3(0) & led3(1) & led3(2) & led3(3) & led3(4) &
167         led3(5) & led3(6) & led3(7) & led4)
168         when state = "0001" else
169         not(led5(0) & led5(1) & led5(2) & led5(3) & led5(4) &
170         led5(5) & led5(6) & led5(7) & led6)
171         when state = "0010" else
172         not(led7(0) & led7(1) & led7(2) & led7(3) & led7(4) &
173         led7(5) & led7(6) & led7(7) & led8)
174         when state = "0011" else
175         not(("11111111" & led9)) when state = "0100" else
176         "0000000000000000";
177
178     -- Select the driver to write data to, based on the state variable:
179     led_driverNum <= "000" when state = "0000" else
180         "001" when state = "0001" else
181         "010" when state = "0010" else
182         "011" when state = "0011" else
183         "100" when state = "0100" else
184         "111"; -- Invalid driver num, so we don't accidentally
185         -- do something we don't want to do.
186
187     -- Toggle the send pulse, once data has been placed on the output lines:
188     led_send <= '1' when count = "10" else
189         '0';
190
191     -----
192     -----
193     -- ADC Driver Controller -----
194     -----
195     -- Select which ADC address to query for data:
196     adc_addressIn <= "0000" when state = "0000" else
197         "0001" when state = "0001" else
198         "0010" when state = "0010" else
199         "0011" when state = "0011" else
200         "0100" when state = "0100" else
201         "0101" when state = "0101" else
202         "0110" when state = "0110" else
203         "0111" when state = "0111" else

```

```

204             "1000" when state = "1000" else
205             "0000";
206
207 -- Toggle the send signal when data has been placed on the output lines:
208 adc_send <= '1' when count = "10" else
209         '0';
210
211 -- This process reads the data from the ADC, which belongs to the address
212 -- which was last written to the ADC:
213 process (clk1mhz, adc_dataOk, lastOk, adc_dataOut) begin
214     if rising_edge(clk1mhz) then
215         if ((adc_dataOk = '1') and (lastOk = '0')) then
216             -- Rising edge of dataOk
217             if (state = "0000") then
218                 adc9 <= adc_dataOut;
219             elsif (state = "0001") then
220                 adc1 <= adc_dataOut;
221             elsif (state = "0010") then
222                 adc2 <= adc_dataOut;
223             elsif (state = "0011") then
224                 adc3 <= adc_dataOut;
225             elsif (state = "0100") then
226                 adc4 <= adc_dataOut;
227             elsif (state = "0101") then
228                 adc5 <= adc_dataOut;
229             elsif (state = "0110") then
230                 adc6 <= adc_dataOut;
231             elsif (state = "0111") then
232                 adc7 <= adc_dataOut;
233             elsif (state = "1000") then
234                 adc8 <= adc_dataOut;
235             end if;
236
237             lastOk <= adc_dataOk;
238         else
239             lastOk <= adc_dataOk;
240         end if;
241     end if;
242 end process;
243 -----
244 -----
245
246 -- This process detects a rising edge of update clock synchronously to the
247 -- clk1mhz clock, and sets the "count" state machine into motion, which
248 -- controls toggling of the "send" signals to the ADC and LED drivers.
249 process (updateClk, count, clk1mhz, reset, lastUclk) begin
250     if (rising_edge(clk1mhz)) then
251         if (reset = '0') then
252             count <= "11";
253             lastUclk <= '0';
254         else
255             if updateClk = '1' and lastUclk = '0' then
256                 count <= "00";
257                 lastUclk <= updateClk;
258
259             else
260                 lastUclk <= updateClk;
261                 if count = "00" then
262                     count <= "01";
263                 elsif count = "01" then
264                     count <= "10";
265                 elsif count = "11" then
266                     count <= "11";
267                 end if;
268             end if;
269         end if;
270     end if;
271 end process;
272

```

```

273 -- Process to control the state variable:
274 process (updateClk, state, reset) begin
275     if (reset = '0') then
276         state <= "0000";
277     elsif (rising_edge(updateClk)) then
278         if (state = "1000") then
279             state <= "0000";
280         else
281             state <= state + "0001";
282         end if;
283     end if;
284 end process;
285
286 -- Instantiate ADC driver:
287 Inst_adcDriver: adcDriver PORT MAP (
288     addressIn => adc_addressIn,
289     dataOut => adc_dataOut,
290     dataOk => adc_dataOk,
291     send => adc_send,
292     clk1mhz => clk1mhz,
293     clk2mhz => clk2mhz,
294     reset => reset,
295     ADC_SYSCLK => ADC_SYSCLK,
296     ADC_IOCLK => ADC_IOCLK,
297     ADC_ADDR_INPUT => ADC_ADDR_INPUT,
298     ADC_DATA_OUT => ADC_DATA_OUT,
299     ADC_CS_C => ADC_CS_C
300 );
301
302 -- Instantiate LED driver:
303 Inst_ledDriver: ledDriver PORT MAP (
304     reset => reset,
305     LED_SIN => LED_SIN,
306     LED_BLANK => LED_BLANK,
307     LED_SCLK => LED_SCLK,
308     LED_LAT => LED_LAT,
309     clk1mhz => clk1mhz,
310     send => led_send,
311     din => led_din,
312     driverNum => led_driverNum
313 );
314
315 -- Instantiate clock divider, to divide down clocks:
316 Inst_clockDivider: clockDivider PORT MAP (
317     reset => reset,
318     clk2ish => clk2ish,    --2.048MHz input clock
319     clk2mhz => clk2mhz,    --2.048MHz output clock
320     clk1mhz => clk1mhz,    --1.024MHz output clock
321     updateClk => updateClk -- update synchronizing output clock
322 );
323
324 -- Connect signals together:
325 led1 <= led1_in;
326 led2 <= led2_in;
327 led3 <= led3_in;
328 led4 <= led4_in;
329 led5 <= led5_in;
330 led6 <= led6_in;
331 led7 <= led7_in;
332 led8 <= led8_in;
333 led9 <= led9_in;
334
335 -- Connect signals together:
336 adc1_out <= adc1;
337 adc2_out <= adc2;
338 adc3_out <= adc3;
339 adc4_out <= adc4;
340 adc5_out <= adc5;
341 adc6_out <= adc6;

```

```
342     adc7_out <= adc7;  
343     adc8_out <= adc8;  
344     adc9_out <= adc9;  
345  
346 end Behavioral;
```


adcDriver.vhd

```
1  -----
2  -- adcDriver.vhd -----
3  -- Author: Anthony Giardina --
4  -- For: Graphic Audio EQ Senior Project --
5  -- Last Modified: 5/29/2012 --
6  -- Purpose: This module controls the TLC541L ADC at the lowest "bit bang" --
7  -- level. It sends ADC addresses to the ADC, and reads back data from the --
8  -- previous address sent. --
9  -----
10 -----
11
12 library IEEE;
13 use IEEE.STD_LOGIC_1164.ALL;
14 use IEEE.std_logic_unsigned.all;
15 use IEEE.NUMERIC_STD.ALL;
16
17 entity adcDriver is
18     Port (
19         -- addressIn is the ADC analog channel that will be read on the next cycle
20         addressIn : in  STD_LOGIC_VECTOR (3 downto 0);
21         -- dataOut is the ADC conversion data that belongs to the previously
22         -- send ADC analog channel.
23         dataOut : out  STD_LOGIC_VECTOR (7 downto 0);
24         -- dataOk goes high when the conversion data on the output
25         -- bus is valid.
26         dataOk : out  STD_LOGIC;
27         -- on the rising edge of send, the driver begins serial
28         -- communication with the device:
29         send : in  STD_LOGIC;
30         -- System input clocks:
31         clk1mhz : in  STD_LOGIC;
32         clk2mhz : in  STD_LOGIC;
33         -- System Reset:
34         reset : in  STD_LOGIC;
35         -- Hardware input/output signals for the serial bus:
36         ADC_SYSCLK : out  STD_LOGIC;
37         ADC_IOCLK : out  STD_LOGIC;
38         ADC_ADDR_INPUT : out  STD_LOGIC;
39         ADC_DATA_OUT : in  STD_LOGIC;
40         ADC_CS_C : out  STD_LOGIC
41     );
42 end adcDriver;
43
44 architecture Behavioral of adcDriver is
45     -- state machine variable:
46     signal state: std_logic_vector (4 downto 0);
47     -- latch the input address, so it doesn't get changed during
48     -- device communication:
49     signal latchAddressIn: std_logic_vector (3 downto 0);
50     -- ADC output data is assembled on this signal before it
51     -- is latched onto the output register, so that incomplete data
52     -- is not placed on the output:
53     signal dataOutInt: std_logic_vector (7 downto 0);
54     -- dummy signal:
55     signal a: std_logic;
56     -- signal used for synchronouse detection of the send signal:
57     signal lastSend: std_logic;
58
59 begin
60     -- 2mhz clock always goes to the ADC, unless in a reset state.
61     ADC_SYSCLK <= clk2mhz when reset = '1' else
62         '0';
63     -- 1mhz clock goes to the ADC for 8 cycles of data communication:
```

```

66 ADC_IOCLK <= not clk1mhz when state >= "00011" and state <= "01010" else
67     '0';
68 -- drive the chip select signal:
69 ADC_CS_C <= '0' when state >= "00001" and state <= "01010" else
70     '1';
71 -- place the address bits serially on the serial bus:
72 ADC_ADDR_INPUT <= latchAddressIn(3) when state = "00011" else
73     latchAddressIn(2) when state = "00100" else
74     latchAddressIn(1) when state = "00101" else
75     latchAddressIn(0) when state = "00110" else
76     '0';
77
78 -- This process detects the a rising edge of the state signal,
79 -- synchronously to the clk1mhz signal, and controls operation
80 -- of the state machine:
81 process (clk1mhz,reset,send, state, ADC_DATA_OUT) begin
82     if rising_edge(clk1mhz) then
83         if (send = '1' and lastSend = '0') then
84             latchAddressIn <= addressIn;
85             state <= "00001";
86         end if;
87         lastSend <= send;
88         if state = "01100" then
89             dataOut <= dataOutInt;
90             dataOK <= '1';
91         end if;
92         if state = "00001" then
93             dataOK <= '0';
94         end if;
95         if state = "00000" then
96             elsif state = "11111" then
97                 state <= "00000";
98             else
99                 state <= state + "00001";
100             end if;
101         end if;
102     end process;
103
104 -- This process reads the data coming from the device over the
105 -- serial bus on the falling edge of the 1MHz clock:
106 process(clk1mhz, state, ADC_DATA_OUT) begin
107     if falling_edge(clk1mhz) then
108         if (state = "00011" ) then
109             dataOutInt(7) <= ADC_DATA_OUT;
110         elsif (state = "00100") then
111             dataOutInt(6) <= ADC_DATA_OUT;
112         elsif (state = "00101") then
113             dataOutInt(5) <= ADC_DATA_OUT;
114         elsif (state = "00110") then
115             dataOutInt(4) <= ADC_DATA_OUT;
116         elsif (state = "00111") then
117             dataOutInt(3) <= ADC_DATA_OUT;
118         elsif (state = "01000") then
119             dataOutInt(2) <= ADC_DATA_OUT;
120         elsif (state = "01001") then
121             dataOutInt(1) <= ADC_DATA_OUT;
122         elsif (state = "01010") then
123             dataOutInt(0) <= ADC_DATA_OUT;
124         end if;
125     end if;
126 end process;
127
128 end Behavioral;

```

ledDriver.vhd

```
1  -----
2  -- ledDriver.vhd -----
3  -- Author: Anthony Giardina --
4  -- For: Graphic Audio EQ Senior Project --
5  -- Last Modified: 5/29/2012 --
6  -- Purpose: This is the low level bit banging driver module for the TLC59281 --
7  -- LED driving IC. It is designed to be used on a serial bus with 5 devices --
8  -- and uses a TDM technique to control all of the drivers on the same bus. --
9  -----
10 -----
11
12 library IEEE;
13 use IEEE.STD_LOGIC_1164.ALL;
14 use IEEE.std_logic_unsigned.all;
15 use IEEE.NUMERIC_STD.ALL;
16
17
18 entity ledDriver is
19     Port (
20         -- System reset:
21         reset: in std_logic;
22         -- Hardware serial bus signals:
23         LED_SIN : out STD_LOGIC;
24         LED_BLANK : out STD_LOGIC;
25         LED_SCLK : out STD_LOGIC;
26         LED_LAT : out STD_LOGIC_VECTOR (4 downto 0);
27         -- Input clock:
28         clk1mhz : in STD_LOGIC;
29         -- Control signals:
30         -- A rising edge of send signals to the ledDriver module to
31         -- begin sending data on the serial bus.
32         send : in STD_LOGIC;
33         -- din is the data that will be sent to the device.
34         din : in STD_LOGIC_VECTOR (15 downto 0);
35         -- driverNum dictates which driver the data contained on the
36         -- din signal will go to. Can have values of 000 to 100.
37         driverNum : in STD_LOGIC_VECTOR (2 downto 0)
38     );
39 end ledDriver;
40
41 architecture Behavioral of ledDriver is
42
43     -- State variable to control operation of the driver:
44     signal state : std_logic_vector (4 downto 0);
45     -- Internal register, to latch the incoming data on the rising edge of
46     -- send, so that it does not get corrupted durring sending:
47     signal latchDin : std_logic_vector (15 downto 0);
48     -- Decoded "one hot" version of driverNum input signal:
49     signal bankSelect : std_logic_vector (4 downto 0);
50     -- signal used for send signal edge detection:
51     signal lastSend : std_logic;
52
53 begin
54
55     -- Active low reset coming in, device has active high reset.
56     LED_BLANK <= not reset;
57
58     -- Device serial clock is active for 16 cycles:
59     LED_SCLK <= clk1mhz when (state >= "00010" and state <= "10001") else
60         '0';
61
62     -- Decode the driverNum signal into a one-hot version, used to control
63     -- the LATCH signal on every device:
64     bankSelect <= "00001" when driverNum = "000" else
65         "00010" when driverNum = "001" else
```

```

66         "00100" when driverNum = "010" else
67         "01000" when driverNum = "011" else
68         "10000" when driverNum = "100" else
69         "00000";
70 -- Drive the LATCH signal with the bankSelect signal, unless it's a reset:
71 LED_LAT <= "00000" when reset = '0' else
72         bankSelect when state = "10011" else
73         "00000";
74 -- This process controls the state machine, and also puts the data bits on
75 -- on the serial bus at the correct time. The state machine is set in
76 -- motion by a rising edge of send, which is synchronously detected on the
77 -- clk1mhz clock.
78 process (reset, clk1mhz, send, state, din, lastSend) begin
79     if (falling_edge(clk1mhz)) then
80         if (send = '1' and lastSend = '0') then
81             latchDin <= din;
82             state <= "00001";
83         end if;
84
85         lastSend <= send;
86
87         case state is
88             when "00001" => LED_SIN <= latchDin(15);
89             when "00010" => LED_SIN <= latchDin(14);
90             when "00011" => LED_SIN <= latchDin(13);
91             when "00100" => LED_SIN <= latchDin(12);
92             when "00101" => LED_SIN <= latchDin(11);
93             when "00110" => LED_SIN <= latchDin(10);
94             when "00111" => LED_SIN <= latchDin(9);
95             when "01000" => LED_SIN <= latchDin(8);
96             when "01001" => LED_SIN <= latchDin(7);
97             when "01010" => LED_SIN <= latchDin(6);
98             when "01011" => LED_SIN <= latchDin(5);
99             when "01100" => LED_SIN <= latchDin(4);
100            when "01101" => LED_SIN <= latchDin(3);
101            when "01110" => LED_SIN <= latchDin(2);
102            when "01111" => LED_SIN <= latchDin(1);
103            when "10000" => LED_SIN <= latchDin(0);
104            when others => LED_SIN <= '0';
105        end case;
106
107        if state >= "00001" and state <= "10011" then
108            state <= state + "00001";
109        elsif state >= "10100" then
110            state <= "00000";
111        end if;
112
113    end if;
114 end process;
115
116 end Behavioral;

```

clockDivider.vhd

```
1  -----
2  -- clockDivider.vhd -----
3  -- Author: Anthony Giardina --
4  -- For: Graphic Audio EQ Senior Project --
5  -- Last Modified: 5/29/2012 --
6  -- Purpose: This module takes in a 2.048 50% duty cycle clock, and produces --
7  -- the following 3 output clocks: --
8  -- > 2.048MHz, 50% duty cycle --
9  -- > 1.024MHz, 50% duty cycle --
10 -- > 4.000KHz, 50% duty cycle --
11 -----
12 -----
13
14 library IEEE;
15 use IEEE.STD_LOGIC_1164.ALL;
16 use Ieee.std_logic_unsigned.all;
17 use IEEE.NUMERIC_STD.ALL;
18
19 entity clockDivider is
20     Port (
21         -- System reset:
22         reset : in STD_LOGIC;
23         -- Input clock:
24         clk2ish : in STD_LOGIC;
25         -- Output clocks:
26         clk2mhz : out STD_LOGIC;
27         clk1mhz : out STD_LOGIC;
28         updateClk : out STD_LOGIC
29     );
30 end clockDivider;
31
32 architecture Behavioral of clockDivider is
33
34     -- State is a large counter that is used as a clock divider.
35     signal state : std_logic_vector (9 downto 0);
36
37 begin
38
39     -- Counter to increment the state signal by one on every rising edge
40     -- of the 2MHz clock. Only reset once all of the bits are 1, so that
41     -- the duty cycle of every bit is 50%.
42     process (clk2ish, reset) begin
43         if (reset = '0') then
44             state <= "0000000000";
45         elsif (rising_edge(clk2ish)) then
46             if state = "1111111111" then
47                 state <= "0000000000";
48             else
49                 state <= state + "0000000001";
50             end if;
51         end if;
52     end process;
53
54     -- Assign clocks to bits of the counter.
55     updateClk <= state(8);
56     clk1mhz <= state(0);
57     clk2mhz <= clk2ish;
58
59 end Behavioral;
```

gainAtten.vhd

```
1  -----
2  -- gainAtten.vhd -----
3  -- Author: Anthony Giardina --
4  -- For: Graphic Audio EQ Senior Project --
5  -- Last Modified: 5/29/2012 --
6  -- Purpose: This module provides gain or attenuation to the twos-compliment --
7  -- PCM codes that come out of each of the band filters, based on the input --
8  -- PCM value on the pcmInput signal. The values are scaled based on the --
9  -- lut.vhd lookup table. --
10 -----
11 -----
12 library IEEE;
13 use IEEE.STD_LOGIC_1164.ALL;
14
15 entity gainAtten is
16     Port (
17         -- Input PCM value, which will be attenuated or amplified:
18         input : in STD_LOGIC_VECTOR (17 downto 0);
19         -- Factor by which the input signal will be scaled:
20         pcmInput : in STD_LOGIC_VECTOR (7 downto 0);
21         -- scaled output:
22         output : out STD_LOGIC_VECTOR (17 downto 0)
23     );
24 end gainAtten;
25
26 architecture Behavioral of gainAtten is
27
28     -- output of the lookup table:
29     signal lutValue : std_logic_vector (9 downto 0);
30     -- output of the multiplier:
31     signal multOutput : std_logic_vector (27 downto 0);
32
33
34     COMPONENT multiplier
35     PORT (
36         a : IN STD_LOGIC_VECTOR(17 DOWNTO 0);
37         b : IN STD_LOGIC_VECTOR(9 DOWNTO 0);
38         p : OUT STD_LOGIC_VECTOR(27 DOWNTO 0)
39     );
40     END COMPONENT;
41
42
43     COMPONENT lut
44     PORT(
45         din : IN std_logic_vector(7 downto 0);
46         dout : OUT std_logic_vector(9 downto 0)
47     );
48     END COMPONENT;
49
50 begin
51
52     -- Instantiate multiplier, used for multiplying the input
53     -- value and the scaling value together:
54     your_instance_name : multiplier
55     PORT MAP (
56         a => input,
57         b => lutValue,
58         p => multOutput
59     );
60
61     -- Instantiate lookup table. The lookup table takes in an 8
62     -- bit value , and outputs scaled integer values on a logarithmic
63     -- scale, which will be used for multiplication.
64     Inst_lut: lut PORT MAP(
65         din => pcmInput,
```

```
66         dout => lutValue
67     );
68
69     -- Shift over by 8 to undo scale factor
70     output(17 downto 0) <= multOutput (27 downto 10);
71
72 end Behavioral;
```

lut.vhd

```
1  -- Generated by matlab script divisionError.m
2  library IEEE;
3  use IEEE.STD_LOGIC_1164.ALL;
4
5  entity lut is
6      Port ( din : in  STD_LOGIC_VECTOR (7 downto 0);
7            dout : out STD_LOGIC_VECTOR (9 downto 0));
8  end lut;
9
10 architecture Behavioral of lut is
11
12 begin
13
14     dout <=
15         "0001000100" when din = "11111111" else
16         "0001000101" when din = "11111110" else
17         "0001000110" when din = "11111101" else
18         "0001000111" when din = "11111100" else
19         "0001000111" when din = "11111011" else
20         "0001001000" when din = "11111010" else
21         "0001001001" when din = "11111001" else
22         "0001001001" when din = "11111000" else
23         "0001001010" when din = "11110111" else
24         "0001001011" when din = "11110110" else
25         "0001001100" when din = "11110101" else
26         "0001001100" when din = "11110100" else
27         "0001001101" when din = "11110011" else
28         "0001001110" when din = "11110010" else
29         "0001001111" when din = "11110001" else
30         "0001010000" when din = "11110000" else
31         "0001010001" when din = "11110111" else
32         "0001010001" when din = "11110110" else
33         "0001010010" when din = "111101101" else
34         "0001010011" when din = "111101100" else
35         "0001010100" when din = "111101011" else
36         "0001010101" when din = "111101010" else
37         "0001010110" when din = "111101001" else
38         "0001010111" when din = "111101000" else
39         "0001011000" when din = "111100111" else
40         "0001011000" when din = "111100110" else
41         "0001011001" when din = "111100101" else
42         "0001011010" when din = "111100100" else
43         "0001011011" when din = "111100011" else
44         "0001011100" when din = "111100010" else
45         "0001011101" when din = "111100001" else
46         "0001011110" when din = "111100000" else
47         "0001011111" when din = "11011111" else
48         "0001100000" when din = "11011110" else
49         "0001100001" when din = "11011101" else
50         "0001100010" when din = "11011100" else
51         "0001100011" when din = "11011011" else
52         "0001100100" when din = "11011010" else
53         "0001100101" when din = "11011001" else
54         "0001100110" when din = "11011000" else
55         "0001100111" when din = "11010111" else
56         "0001101001" when din = "11010110" else
57         "0001101010" when din = "11010101" else
58         "0001101011" when din = "11010100" else
59         "0001101100" when din = "11010011" else
60         "0001101101" when din = "11010010" else
61         "0001101110" when din = "11010001" else
62         "0001101111" when din = "11010000" else
63         "0001110000" when din = "11001111" else
64         "0001110010" when din = "11001110" else
65         "0001110011" when din = "11001101" else
```



```

66 "0001110100" when din = "11001100" else
67 "0001110101" when din = "11001011" else
68 "0001110110" when din = "11001010" else
69 "0001111000" when din = "11001001" else
70 "0001111001" when din = "11001000" else
71 "0001111010" when din = "11000111" else
72 "0001111011" when din = "11000110" else
73 "0001111101" when din = "11000101" else
74 "0001111110" when din = "11000100" else
75 "0001111111" when din = "11000011" else
76 "0010000001" when din = "11000010" else
77 "0010000010" when din = "11000001" else
78 "0010000011" when din = "11000000" else
79 "0010000101" when din = "10111111" else
80 "0010000110" when din = "10111110" else
81 "0010001000" when din = "10111101" else
82 "0010001001" when din = "10111100" else
83 "0010001010" when din = "10111011" else
84 "0010001100" when din = "10111010" else
85 "0010001101" when din = "10111001" else
86 "0010001111" when din = "10111000" else
87 "0010010000" when din = "10110111" else
88 "0010010010" when din = "10110110" else
89 "0010010011" when din = "10110101" else
90 "0010010101" when din = "10110100" else
91 "0010010110" when din = "10110011" else
92 "0010011000" when din = "10110010" else
93 "0010011010" when din = "10110001" else
94 "0010011011" when din = "10110000" else
95 "0010011101" when din = "10101111" else
96 "0010011110" when din = "10101110" else
97 "0010100000" when din = "10101101" else
98 "0010100010" when din = "10101100" else
99 "0010100011" when din = "10101011" else
100 "0010100101" when din = "10101010" else
101 "0010100111" when din = "10101001" else
102 "0010101001" when din = "10101000" else
103 "0010101010" when din = "10100111" else
104 "0010101100" when din = "10100110" else
105 "0010101110" when din = "10100101" else
106 "0010110000" when din = "10100100" else
107 "0010110010" when din = "10100011" else
108 "0010110011" when din = "10100010" else
109 "0010110101" when din = "10100001" else
110 "0010110111" when din = "10100000" else
111 "0010111001" when din = "10011111" else
112 "0010111011" when din = "10011110" else
113 "0010111101" when din = "10011101" else
114 "0010111111" when din = "10011100" else
115 "0011000001" when din = "10011011" else
116 "0011000011" when din = "10011010" else
117 "0011000101" when din = "10011001" else
118 "0011000111" when din = "10011000" else
119 "0011001001" when din = "10010111" else
120 "0011001011" when din = "10010110" else
121 "0011001101" when din = "10010101" else
122 "0011010000" when din = "10010100" else
123 "0011010010" when din = "10010011" else
124 "0011010100" when din = "10010010" else
125 "0011010110" when din = "10010001" else
126 "0011011000" when din = "10010000" else
127 "0011011011" when din = "10001111" else
128 "0011011101" when din = "10001110" else
129 "0011011111" when din = "10001101" else
130 "0011100010" when din = "10001100" else
131 "0011100100" when din = "10001011" else
132 "0011100110" when din = "10001010" else
133 "0011101001" when din = "10001001" else
134 "0011101011" when din = "10001000" else

```

```

135     "0011101110" when din = "10000111" else
136     "0011110000" when din = "10000110" else
137     "0011110011" when din = "10000101" else
138     "0011110101" when din = "10000100" else
139     "0011111000" when din = "10000011" else
140     "0011111010" when din = "10000010" else
141     "0011111101" when din = "10000001" else
142     "0100000000" when din = "10000000" else
143
144     "0100000000" when din = "01111111" else
145     "0100000010" when din = "01111110" else
146     "0100000101" when din = "01111101" else
147     "0100001000" when din = "01111100" else
148     "0100001010" when din = "01111011" else
149     "0100001101" when din = "01111010" else
150     "0100010000" when din = "01111001" else
151     "0100010011" when din = "01111000" else
152     "0100010110" when din = "01110111" else
153     "0100011001" when din = "01110110" else
154     "0100011011" when din = "01110101" else
155     "0100011110" when din = "01110100" else
156     "0100100001" when din = "01110011" else
157     "0100100100" when din = "01110010" else
158     "0100100111" when din = "01110001" else
159     "0100101011" when din = "01110000" else
160     "0100101110" when din = "01101111" else
161     "0100110001" when din = "01101110" else
162     "0100110100" when din = "01101101" else
163     "0100110111" when din = "01101100" else
164     "0100111010" when din = "01101011" else
165     "0100111110" when din = "01101010" else
166     "0101000001" when din = "01101001" else
167     "0101000100" when din = "01101000" else
168     "0101001000" when din = "01100111" else
169     "0101001011" when din = "01100110" else
170     "0101001111" when din = "01100101" else
171     "0101010010" when din = "01100100" else
172     "0101010110" when din = "01100011" else
173     "0101011001" when din = "01100010" else
174     "0101011101" when din = "01100001" else
175     "0101100000" when din = "01100000" else
176     "0101100100" when din = "01011111" else
177     "0101101000" when din = "01011110" else
178     "0101101100" when din = "01011101" else
179     "0101101111" when din = "01011100" else
180     "0101110011" when din = "01011011" else
181     "0101110111" when din = "01011010" else
182     "0101111011" when din = "01011001" else
183     "0101111111" when din = "01011000" else
184     "0110000011" when din = "01010111" else
185     "0110000111" when din = "01010110" else
186     "0110001011" when din = "01010101" else
187     "0110001111" when din = "01010100" else
188     "0110010011" when din = "01010011" else
189     "0110011000" when din = "01010010" else
190     "0110011100" when din = "01010001" else
191     "0110100000" when din = "01010000" else
192     "0110100100" when din = "01001111" else
193     "0110101001" when din = "01001110" else
194     "0110101101" when din = "01001101" else
195     "0110110010" when din = "01001100" else
196     "0110110110" when din = "01001011" else
197     "0110111011" when din = "01001010" else
198     "0110111111" when din = "01001001" else
199     "0111000100" when din = "01001000" else
200     "0111001001" when din = "01000111" else
201     "0111001110" when din = "01000110" else
202     "0111010010" when din = "01000101" else
203     "0111010111" when din = "01000100" else

```

```

204 "0111011100" when din = "01000011" else
205 "0111100001" when din = "01000010" else
206 "0111100110" when din = "01000001" else
207 "0111101011" when din = "01000000" else
208 "0111110000" when din = "00111111" else
209 "0111110110" when din = "00111110" else
210 "0111111011" when din = "00111101" else
211 "1000000000" when din = "00111100" else
212 "1000000101" when din = "00111011" else
213 "1000001011" when din = "00111010" else
214 "1000010000" when din = "00111001" else
215 "1000010110" when din = "00111000" else
216 "1000011011" when din = "00110111" else
217 "1000100001" when din = "00110110" else
218 "1000100111" when din = "00110101" else
219 "1000101100" when din = "00110100" else
220 "1000110010" when din = "00110011" else
221 "1000111000" when din = "00110010" else
222 "1000111110" when din = "00110001" else
223 "1001000100" when din = "00110000" else
224 "1001001010" when din = "00101111" else
225 "1001010000" when din = "00101110" else
226 "1001010110" when din = "00101101" else
227 "1001011100" when din = "00101100" else
228 "1001100011" when din = "00101011" else
229 "1001101001" when din = "00101010" else
230 "1001110000" when din = "00101001" else
231 "1001110110" when din = "00101000" else
232 "1001111101" when din = "00100111" else
233 "1010000011" when din = "00100110" else
234 "1010001010" when din = "00100101" else
235 "1010010001" when din = "00100100" else
236 "1010011000" when din = "00100011" else
237 "1010011111" when din = "00100010" else
238 "1010100110" when din = "00100001" else
239 "1010101101" when din = "00100000" else
240 "1010110100" when din = "00011111" else
241 "1010111011" when din = "00011110" else
242 "1011000010" when din = "00011101" else
243 "1011001010" when din = "00011100" else
244 "1011010001" when din = "00011011" else
245 "1011011001" when din = "00011010" else
246 "1011100000" when din = "00011001" else
247 "1011101000" when din = "00011000" else
248 "1011110000" when din = "00010111" else
249 "1011110111" when din = "00010110" else
250 "1011111111" when din = "00010101" else
251 "1100000111" when din = "00010100" else
252 "1100001111" when din = "00010011" else
253 "1100011000" when din = "00010010" else
254 "1100100000" when din = "00010001" else
255 "1100101000" when din = "00010000" else
256 "1100110001" when din = "00001111" else
257 "1100111001" when din = "00001110" else
258 "1101000010" when din = "00001101" else
259 "1101001010" when din = "00001100" else
260 "1101010011" when din = "00001011" else
261 "1101011100" when din = "00001010" else
262 "1101100101" when din = "00001001" else
263 "1101101110" when din = "00001000" else
264 "1101110111" when din = "00000111" else
265 "1110000000" when din = "00000110" else
266 "1110001010" when din = "00000101" else
267 "1110010011" when din = "00000100" else
268 "1110011101" when din = "00000011" else
269 "1110100110" when din = "00000010" else
270 "1110110000" when din = "00000001" else
271 "1110111010" when din = "00000000" else
272 "0100000000";

```

273
274 `end` Behavioral;

summer9x2ch.vhd

```
1  -----
2  -- summer9x2ch.vhd -----
3  -- Author: Anthony Giardina --
4  -- For: Graphic Audio EQ Senior Project --
5  -- Last Modified: 5/29/2012 --
6  -- Purpose: This module takes in 18 twos compliment signals (9 per channel) --
7  -- and generates two sums (one per channel). --
8  -----
9  -----
10 library IEEE;
11 use IEEE.STD_LOGIC_1164.ALL;
12
13 entity summer9x2ch is
14     Port ( clock : in STD_LOGIC;
15           in1_r : in STD_LOGIC_VECTOR (17 downto 0);
16           in1_l : in STD_LOGIC_VECTOR (17 downto 0);
17           in2_r : in STD_LOGIC_VECTOR (17 downto 0);
18           in2_l : in STD_LOGIC_VECTOR (17 downto 0);
19           in3_r : in STD_LOGIC_VECTOR (17 downto 0);
20           in3_l : in STD_LOGIC_VECTOR (17 downto 0);
21           in4_r : in STD_LOGIC_VECTOR (17 downto 0);
22           in4_l : in STD_LOGIC_VECTOR (17 downto 0);
23           in5_r : in STD_LOGIC_VECTOR (17 downto 0);
24           in5_l : in STD_LOGIC_VECTOR (17 downto 0);
25           in6_r : in STD_LOGIC_VECTOR (17 downto 0);
26           in6_l : in STD_LOGIC_VECTOR (17 downto 0);
27           in7_r : in STD_LOGIC_VECTOR (17 downto 0);
28           in7_l : in STD_LOGIC_VECTOR (17 downto 0);
29           in8_r : in STD_LOGIC_VECTOR (17 downto 0);
30           in8_l : in STD_LOGIC_VECTOR (17 downto 0);
31           in9_r : in STD_LOGIC_VECTOR (17 downto 0);
32           in9_l : in STD_LOGIC_VECTOR (17 downto 0);
33           out_r : out STD_LOGIC_VECTOR (17 downto 0);
34           out_l : out STD_LOGIC_VECTOR (17 downto 0));
35 end summer9x2ch;
36
37 architecture Behavioral of summer9x2ch is
38
39     -- Intermediate signals used to connect everything:
40     signal s10_r : std_logic_vector(17 downto 0);
41     signal s11_r : std_logic_vector(17 downto 0);
42     signal s12_r : std_logic_vector(17 downto 0);
43     signal s13_r : std_logic_vector(17 downto 0);
44     signal s14_r : std_logic_vector(17 downto 0);
45     signal s15_r : std_logic_vector(17 downto 0);
46     signal s16_r : std_logic_vector(17 downto 0);
47
48     signal s10_l : std_logic_vector(17 downto 0);
49     signal s11_l : std_logic_vector(17 downto 0);
50     signal s12_l : std_logic_vector(17 downto 0);
51     signal s13_l : std_logic_vector(17 downto 0);
52     signal s14_l : std_logic_vector(17 downto 0);
53     signal s15_l : std_logic_vector(17 downto 0);
54     signal s16_l : std_logic_vector(17 downto 0);
55
56 COMPONENT adder
57     PORT (
58         a : IN STD_LOGIC_VECTOR(17 DOWNTO 0);
59         b : IN STD_LOGIC_VECTOR(17 DOWNTO 0);
60         clk : IN STD_LOGIC;
61         s : OUT STD_LOGIC_VECTOR(17 DOWNTO 0)
62     );
63 END COMPONENT;
64
```

```

65     signal r : std_logic_vector (17 downto 0);
66     signal l : std_logic_vector (17 downto 0);
67
68
69 begin
70
71     -- Outputs are right shifted by 3:
72     out_r <= r(17) & r(13) & r(12) & r(11) & r(10) & r(9) & r(8) & r(7) &
73             r(6) & r(5) & r(4) & r(3) & r(2) & r(1) & r(0) & r(0) & r(0) &
74             r(0);
75     out_l <= l(17) & l(13) & l(12) & l(11) & l(10) & l(9) & l(8) & l(7) &
76             l(6) & l(5) & l(4) & l(3) & l(2) & l(1) & l(0) & l(0) & l(0) &
77             l(0);
78
79     -- This giant pile of 2-input adders sum all of the input signals together:
80     s1_l : adder
81         PORT MAP (
82             a => in1_l,
83             b => in2_l,
84             clk => c_lock,
85             s => s10_l
86         );
87
88     s1_r : adder
89         PORT MAP (
90             a => in1_r,
91             b => in2_r,
92             clk => c_lock,
93             s => s10_r
94         );
95
96     s2_l : adder
97         PORT MAP (
98             a => in3_l,
99             b => in4_l,
100            clk => c_lock,
101            s => s11_l
102        );
103
104     s2_r : adder
105         PORT MAP (
106             a => in3_r,
107             b => in4_r,
108             clk => c_lock,
109             s => s11_r
110        );
111
112     s3_l : adder
113         PORT MAP (
114             a => in5_l,
115             b => in6_l,
116             clk => c_lock,
117             s => s12_l
118        );
119
120     s3_r : adder
121         PORT MAP (
122             a => in5_r,
123             b => in6_r,
124             clk => c_lock,
125             s => s12_r
126        );
127
128     s4_l : adder
129         PORT MAP (
130             a => in7_l,
131             b => in8_l,
132             clk => c_lock,
133             s => s13_l

```

```

134         );
135
136     s4_r : adder
137     PORT MAP (
138         a => in7_r,
139         b => in8_r,
140         clk => cclock,
141         s => s13_r
142     );
143 --
144     s5_l : adder
145     PORT MAP (
146         a => s10_l,
147         b => s11_l,
148         clk => cclock,
149         s => s14_l
150     );
151
152     s5_r : adder
153     PORT MAP (
154         a => s10_r,
155         b => s11_r,
156         clk => cclock,
157         s => s14_r
158     );
159 --
160     s6_l : adder
161     PORT MAP (
162         a => s12_l,
163         b => s13_l,
164         clk => cclock,
165         s => s15_l
166     );
167
168     s6_r : adder
169     PORT MAP (
170         a => s12_r,
171         b => s13_r,
172         clk => cclock,
173         s => s15_r
174     );
175 --
176     s7_l : adder
177     PORT MAP (
178         a => s14_l,
179         b => s15_l,
180         clk => cclock,
181         s => s16_l
182     );
183
184     s7_r : adder
185     PORT MAP (
186         a => s14_r,
187         b => s15_r,
188         clk => cclock,
189         s => s16_r
190     );
191 --
192     s8_l : adder
193     PORT MAP (
194         a => s16_l,
195         b => in9_l,
196         clk => cclock,
197         s => 1
198     );
199
200     s8_r : adder
201     PORT MAP (
202         a => s16_r,

```

```
203         b => in9_r,  
204         clk => c̄lock,  
205         s => r  
206     );  
207  
208 end Behavioral;
```


ledLut.vhd

```
1  -----
2  -- ledLut.vhd -----
3  -- Author: Anthony Giardina -----
4  -- For: Graphic Audio EQ Senior Project -----
5  -- Last Modified: 5/29/2012 -----
6  -- Purpose: This module converts 18-bit twos-compliment values and converts --
7  -- them to values which can be displayed on the LED banks, representing --
8  -- the amplitude of the input value. -----
9  -----
10 -----
11 library IEEE;
12 use IEEE.STD_LOGIC_1164.ALL;
13 use Ieee.std_logic_unsigned.all;
14 use IEEE.NUMERIC_STD.ALL;
15
16 entity ledLut is
17     Port ( bandPcm : in  STD_LOGIC_VECTOR (17 downto 0);
18           ledOut  : out  STD_LOGIC_VECTOR (7 downto 0));
19 end ledLut;
20
21 architecture Behavioral of ledLut is
22
23     -- Sign bit of input twos-compliment number:
24     signal s : std_logic;
25     -- the rest of the bits, without the sign bit:
26     signal d : std_logic_vector (16 downto 0);
27
28 begin
29     -- Sign bit of twos compliment PCM value
30     s <= bandPcm (17);
31     -- left shift by 2 to get some additional range on the LEDs
32     d <= bandPcm(14) & bandPcm(13) & bandPcm(12) & bandPcm(11) & bandPcm(10) &
33         bandPcm(9) & bandPcm(8) & bandPcm(7) & bandPcm(6) & bandPcm(5) &
34         bandPcm(4) & bandPcm(3) & bandPcm(2) & bandPcm(1) & bandPcm(0) &
35         bandPcm(0) & bandPcm(0);
36
37     -- This is a lookup table. The values were more or less experimentally
38     -- determined for best appearance on the display:
39     ledOut <= "00000000" when ((s = '1') and ( d <= "00000000000000011"))
40         or ((s = '0') and ( d >= "100000000000000000"))
41     else
42         "00000001" when ((s = '1') and ( d <= "00000000000000011"))
43         or ((s = '0') and ((d < "100000000000000000"
44         and (d >= "001000000000000000"))))
45     else
46         "00000011" when ((s = '1') and ((d > "00000000000000011")
47         and (d <= "000000000000111111")) or ((s = '0')
48         and ((d < "001000000000000000"
49         and (d >= "000010000000000000"))))
50     else
51         "00000111" when ((s = '1') and ((d > "00000000000011111")
52         and (d <= "000000000011111111")) or ((s = '0')
53         and ((d < "000010000000000000"
54         and (d >= "000000100000000000"))))
55     else
56         "00001111" when ((s = '1') and ((d > "00000000001111111")
57         and (d <= "000000011111111111")) or ((s = '0')
58         and ((d < "000000100000000000"
59         and (d >= "000000001000000000"))))
60     else
61         "00011111" when ((s = '1') and ((d > "00000001111111111")
62         and (d <= "000001111111111111")) or ((s = '0')
63         and ((d < "000000001000000000"
64         and (d >= "000000000100000000"))))
65     else
66         "00111111" when ((s = '1') and ((d > "00000011111111111")
67         and (d <= "000111111111111111")) or ((s = '0')
68         and ((d < "000000000100000000"
```

```

69         and (d >= "00000000000010000"))
70     else
71         "01111111" when ((s = '1') and ((d > "000111111111111111")
72         and (d <= "011111111111111111")) or ((s = '0')
73         and ((d < "00000000000010000")
74         and (d >= "0000000000000100")) else
75         "11111111" when ((s = '1') and (d > "011111111111111111"))
76         or ((s = '0') and (d < "0000000000000100"))
77     else
78         "01010101"; -- obviously invalid display output, for debugging
79
80 end Behavioral;

```

AtlysGeneral.ucf

```
1 # AtlysGeneral.ucf
2 # Adapted from the AtlysGeneral.ucf file, available
3 # from the Digilent website
4 PIN "masterClock/clkout3_buf.0" CLOCK_DEDICATED_ROUTE = FALSE;
5 PIN "masterClock/clkout1_buf.0" CLOCK_DEDICATED_ROUTE = FALSE;
6 # clock pin for Atlys rev C board
7 NET "sysClk" LOC = "L15";
8
9 # onBoard Leds
10 NET "led<0>" LOC = "U18";
11 NET "led<1>" LOC = "M14";
12 NET "led<2>" LOC = "N14";
13 NET "led<3>" LOC = "L14";
14 NET "led<4>" LOC = "M13";
15 NET "led<5>" LOC = "D4";
16 NET "led<6>" LOC = "P16";
17 NET "led<7>" LOC = "N12";
18
19 # onBoard SWITCHES
20 NET "sysReset" LOC = "A10";
21 NET "mode" LOC = "D14";
22 NET "interfaceLoopback" LOC = "C14";
23
24
25 # Audio
26 NET "BITCLK" LOC = "L13";
27 NET "AUDSDI" LOC = "T18";
28 NET "AUDSDO" LOC = "N16";
29 NET "AUDSYNC" LOC = "U17";
30 NET "AUDRST" LOC = "T17";
31
32 # PMOD Connector
33 NET "JB<0>" LOC = "T3";
34 NET "JB<1>" LOC = "R3";
35 NET "JB<2>" LOC = "P6";
36 NET "JB<3>" LOC = "N5";
37 NET "JB<4>" LOC = "V9";
38 NET "JB<5>" LOC = "T9";
39 NET "JB<6>" LOC = "V4";
40 NET "JB<7>" LOC = "T4";
41
42 # onboard VHDCI
43 NET "LED_SIN" LOC = "U15";
44 NET "LED_BLANK" LOC = "M11";
45 NET "LED_LAT<1>" LOC = "T12";
46 NET "LED_LAT<3>" LOC = "R8";
47 NET "ADC_CS_C" LOC = "U8";
48 NET "ADC_IOCLK" LOC = "N7";
49 NET "ADC_DATA_OUT" LOC = "R7";
50 NET "LED_SCLK" LOC = "V15";
51 NET "LED_LAT<0>" LOC = "N11";
52 NET "LED_LAT<2>" LOC = "T10";
53 NET "LED_LAT<4>" LOC = "T8";
54 NET "ADC_ADDR_INPUT" LOC = "V8";
55 NET "ADC_SYSClk" LOC = "P8";
```

Appendix B: Matlab Source Code

divisionError.m

```
1 % divisionError.m
2 % This Matlab script creates the lookup table lut.vhd. The purpose of
3 % the lookup table is described in the report. The script also outputs
4 % figures which show the transfer function of the lookup table, and
5 % the error associated with the scaled integer arithmetic that it
6 % preforms.
7
8 clear
9
10 mindbStep = 0.09;
11
12 adjDB = zeros(1,128);
13
14 shiftFactor = 256;
15
16 for p=1:length(adjDB)
17     adjDB(p) = (p-1) * mindbStep;
18 end
19
20 adjLIN = zeros(size(adjDB));
21
22 for p=1: length(adjDB)
23     adjLIN(p) = 10^(adjDB(p)/20);
24 end
25
26 adjLinScaled = fix (adjLIN.* shiftFactor);
27
28 pcmCodes = linspace(0,2^17-1,2^17);
29
30 resultScaledUp = zeros(length(adjDB),length(pcmCodes));
31
32 for p=1:length(adjLIN)
33     for q=1:length(pcmCodes)
34         resultScaledUp(p,q) = adjLinScaled(p) * pcmCodes(q);
35     end
36 end
37
38 resultIdeal = zeros(length(adjDB),length(pcmCodes));
39
40 for p=1:length(adjLIN)
41     for q=1:length(pcmCodes)
42         resultIdeal(p,q) = adjLIN(p) * pcmCodes(q);
43     end
44 end
45
46 resultScaledDown = fix(resultScaledUp / shiftFactor);
47
48 error = zeros(length(adjDB),length(pcmCodes));
49
50 for p=1:length(adjLIN)
51     for q=1:length(pcmCodes)
52         error(p,q) = ((resultIdeal(p,q) - resultScaledDown(p,q))/ ...
53             resultIdeal(p,q))*100;
54     end
55 end
56
57 %Warning: This will bring your computer to it's knees, but looks good.
58 % figure(3)
59 % mesh(pcmCodes,adjLIN,error);
60 % title ('Error for scaled integer multiplication/division');
61 % xlabel('Input PCM code')
62 % ylabel('lut output value')
63 % zlabel('Percent Error')
64
```

```

65 maxError = max(error,[],1);
66
67 adjLINDiv = 1./adjLIN;
68 adjLinDivScaled = fix ( adjLINDiv .* shiftFactor);
69 resultScaledUpDiv = zeros(length(adjDB),length(pcmCodes));
70
71 for p=1:length(adjLINDiv)
72     for q=1:length(pcmCodes)
73         resultScaledUpDiv(p,q) = adjLinDivScaled(p) * pcmCodes(q);
74     end
75 end
76
77 resultIdealDiv = zeros(length(adjDB),length(pcmCodes));
78 for p=1:length(adjLIN)
79     for q=1:length(pcmCodes)
80         resultIdealDiv(p,q) = adjLINDiv(p) * pcmCodes(q);
81     end
82 end
83
84 resultScaledDownDiv = fix(resultScaledUpDiv / shiftFactor);
85
86 errorDiv = zeros(length(adjDB),length(pcmCodes));
87
88 for p=1:length(adjLIN)
89     for q=1:length(pcmCodes)
90         errorDiv(p,q) = ((resultIdealDiv(p,q) - ...
91             resultScaledDownDiv(p,q))/resultIdealDiv(p,q))*100;
92     end
93 end
94
95 maxErrorDiv = max(errorDiv,[],1);
96
97 figure (2)
98 grid on
99 plot(linspace(128,255,128),adjLinScaled,'-r','LineWidth',2);
100 hold on
101 plot(linspace(0,127,128),fliplr(adjLinDivScaled),'-g','LineWidth',2);
102 grid on
103 legend('Multiplication','Division');
104 title('Transfer Function of lookup table');
105 xlabel('Input')
106 ylabel('Output')
107
108 figure(11)
109
110 semilogx (linspace(0,length(maxErrorDiv)-1,length(maxErrorDiv)), ...
111     maxErrorDiv,'-g','LineWidth',2);
112 hold on
113 semilogx (linspace(0,length(maxError)-1,length(maxError)),maxError, ...
114     '-r','LineWidth',2);
115 legend('Division Error','Multiplication Error');
116 grid on
117 title('Maximum error for scaled integer multiplication/division');
118 xlabel('Input PCM code')
119 ylabel('Percent Error')
120
121 FILE = fopen('lut.vhd','w')
122 fprintf(FILE, '-- Generated by matlab script divisionError.m \n');
123 fprintf(FILE, 'library IEEE;\n');
124 fprintf(FILE, 'use IEEE.STD_LOGIC_1164.ALL;\n');
125 fprintf(FILE, '\n');
126 fprintf(FILE, 'entity lut is\n');
127 fprintf(FILE, '    Port ( din : in  STD_LOGIC_VECTOR (7 downto 0);\n');
128 fprintf(FILE, '        dout : out  STD_LOGIC_VECTOR (9 downto 0));\n');
129 fprintf(FILE, 'end lut;\n');
130 fprintf(FILE, '\n');
131 fprintf(FILE, 'architecture Behavioral of lut is\n');
132 fprintf(FILE, '\n');
133 fprintf(FILE, 'begin\n');

```

```

134 fprintf(FILE, ' \n');
135 fprintf(FILE, 'dout <= \n');
136 for p = 1:128
137     fprintf(FILE, '\t\t');
138     fprintf(FILE, dec2bin(adjLinDivScaled(129-p), 10));
139     fprintf(FILE, " when din = ");
140     fprintf(FILE, dec2bin(256-p, 8));
141     fprintf(FILE, " else \n");
142 end
143
144 fprintf(FILE, ' \n');
145
146 for p = 1:128
147     fprintf(FILE, '\t\t');
148     fprintf(FILE, dec2bin(adjLinScaled(p), 10));
149     fprintf(FILE, " when din = ");
150     fprintf(FILE, dec2bin(128-p, 8));
151     fprintf(FILE, " else \n");
152 end
153
154     fprintf(FILE, '\t\t');
155     fprintf(FILE, dec2bin(adjLinScaled(1), 10));
156     fprintf(FILE, ";\n");
157
158 fprintf(FILE, ' \n');
159 fprintf(FILE, 'end Behavioral;\n');
160 fclose(FILE);

```

filterPlotter.m

```
1 % filterPlotter.m
2 % This script plots the magnitude response of 9 parallel FIR filters,
3 % which are stored in the file filterCoe.mat. Plots 1-9 are the
4 % individual filter responses, and plot 10 is the combined
5 % system response.
6
7 clear
8 % Load filters from file where they are stored:
9 load filterCoe.mat
10
11 p = 2^15;
12
13 % Preform a padded FFT on all of the time-domain filters.
14 f1_spect = fft(f1,p);
15 f2_spect = fft(f2,p);
16 f3_spect = fft(f3,p);
17 f4_spect = fft(f4,p);
18 f5_spect = fft(f5,p);
19 f6_spect = fft(f6,p);
20 f7_spect = fft(f7,p);
21 f8_spect = fft(f8,p);
22 f9_spect = fft(f9,p);
23
24 % x axis, frequency in Hz
25 x = linspace(0,48000,p);
26
27 figure(1)
28
29 % plot all of the filter responses
30 semilogx(x,20*log10(abs(f1_spect)),'g--','LineWidth',2);
31 hold on
32 semilogx(x,20*log10(abs(f2_spect)),'b--','LineWidth',2);
33 semilogx(x,20*log10(abs(f3_spect)),'k--','LineWidth',2);
34 semilogx(x,20*log10(abs(f4_spect)),'y--','LineWidth',2);
35 semilogx(x,20*log10(abs(f5_spect)),'m--','LineWidth',2);
36 semilogx(x,20*log10(abs(f6_spect)),'c--','LineWidth',2);
37 semilogx(x,20*log10(abs(f7_spect)),'r--','LineWidth',2);
38 semilogx(x,20*log10(abs(f8_spect)),'g--','LineWidth',2);
39 semilogx(x,20*log10(abs(f9_spect)),'b--','LineWidth',2);
40
41 % sum up all of the responses
42 sum = zeros(1,p);
43 for q = 1:p
44     sum(q) = abs(f1_spect(q)) + ...
45             abs(f2_spect(q)) + ...
46             abs(f3_spect(q)) + ...
47             abs(f4_spect(q)) + ...
48             abs(f5_spect(q)) + ...
49             abs(f6_spect(q)) + ...
50             abs(f7_spect(q)) + ...
51             abs(f8_spect(q)) + ...
52             abs(f9_spect(q));
53 end
54 semilogx(x,20*log10(sum),'r--','LineWidth',2);
55
56 % trim the axis so that nothing above nyquist frequency is displayed:
57 axis([0 24000 -50 10])
58
59 % labels and such:
60 grid on
61 title('FIR Filter responses')
62 xlabel('Analog Frequency, Hz')
63 ylabel('Magnitude (dB)')
64 legend('f1','f2','f3','f4','f5','f6','f7','f8','f9', ...
65        'Total System Response');
```

Appendix C: FIR Filter Coefficients

f1_450pt.coe

1	;	64	023c,	127	02d4,
2	; XILINX CORE	65	023a,	128	02d7,
3	Generator(tm)Distributed	66	0239,	129	02dc,
4	Arithmetic FIR filter	67	0237,	130	02df,
5	coefficient (.COE) File	68	0237,	131	02e3,
6	; Generated by MATLAB(R)	69	0236,	132	02e6,
7	7.10 and the Filter	70	0236,	133	02eb,
8	Design Toolbox 4.7.	71	0236,	134	02ee,
9	;	72	0237,	135	02f3,
10	; Generated on: 04-Apr-	73	0238,	136	02f5,
11	2012 10:55:57	74	0239,	137	02fa,
12	;	75	023b,	138	02ff,
13	Radix = 16;	76	023d,	139	0301,
14	Coefficient_Width = 16;	77	023f,	140	0304,
15	CoefData = acel,	78	0240,	141	0309,
16	03e6,	79	0243,	142	030d,
17	03d0,	80	0244,	143	0311,
18	03ba,	81	0247,	144	0314,
19	03a6,	82	0248,	145	0317,
20	0391,	83	024a,	146	031b,
21	037f,	84	024c,	147	031e,
22	036b,	85	024e,	148	0322,
23	035b,	86	024f,	149	0325,
24	0349,	87	0252,	150	0329,
25	033a,	88	0253,	151	032d,
26	032a,	89	0256,	152	0330,
27	031c,	90	0258,	153	0333,
28	030d,	91	025b,	154	0336,
29	0300,	92	025d,	155	033a,
30	02f3,	93	0261,	156	033d,
31	02e7,	94	0261,	157	0340,
32	02db,	95	0267,	158	0344,
33	02d1,	96	0268,	159	0347,
34	02c5,	97	0267,	160	034a,
35	02bc,	98	0271,	161	034e,
36	02b1,	99	0273,	162	0351,
37	02a9,	100	0276,	163	0354,
38	029f,	101	0278,	164	0357,
39	0298,	102	027b,	165	035a,
40	028f,	103	027e,	166	035d,
41	0289,	104	0282,	167	0360,
42	0281,	105	0286,	168	0363,
43	027c,	106	028b,	169	0366,
44	0274,	107	028e,	170	0369,
45	0270,	108	0292,	171	036c,
46	0269,	109	0295,	172	036e,
47	0265,	110	0298,	173	0372,
48	025f,	111	029c,	174	0374,
49	025c,	112	029f,	175	0377,
50	0256,	113	02a2,	176	0379,
51	0255,	114	02a6,	177	037d,
52	024e,	115	02a9,	178	037f,
53	024f,	116	02ad,	179	0382,
54	0245,	117	02b1,	180	0385,
55	0245,	118	02b4,	181	0388,
56	0257,	119	02b8,	182	038a,
57	0239,	120	02bb,	183	038c,
58	023a,	121	02bf,	184	038f,
59	0238,	122	02c3,	185	0391,
60	023c,	123	02c6,	186	0394,
61	023c,	124	02ca,	187	0397,
62	023e,	125	02cd,	188	0399,
63	023d,	126	02d0,	189	039b,

190 039d,
191 03a0,
192 03a2,
193 03a5,
194 03a7,
195 03aa,
196 03ac,
197 03ae,
198 03b0,
199 03b2,
200 03b3,
201 03b5,
202 03b7,
203 03b9,
204 03ba,
205 03bc,
206 03bd,
207 03bf,
208 03c0,
209 03c2,
210 03c3,
211 03c5,
212 03c6,
213 03c7,
214 03c8,
215 03c9,
216 03ca,
217 03cc,
218 03cc,
219 03ce,
220 03ce,
221 03d0,
222 03d0,
223 03d1,
224 03d2,
225 03d3,
226 03d3,
227 03d4,
228 03d4,
229 03d4,
230 03d5,
231 03d5,
232 03d6,
233 03d6,
234 03d6,
235 03d6,
236 03d6,
237 03d7,
238 03d7,
239 03d7,
240 03d7,
241 03d7,
242 03d7,
243 03d7,
244 03d6,
245 03d6,
246 03d6,
247 03d6,
248 03d6,
249 03d5,
250 03d5,
251 03d4,
252 03d4,
253 03d4,
254 03d3,
255 03d3,
256 03d2,
257 03d1,
258 03d0,

259 03d0,
260 03ce,
261 03ce,
262 03cc,
263 03cc,
264 03ca,
265 03c9,
266 03c8,
267 03c7,
268 03c6,
269 03c5,
270 03c3,
271 03c2,
272 03c0,
273 03bf,
274 03bd,
275 03bc,
276 03ba,
277 03b9,
278 03b7,
279 03b5,
280 03b3,
281 03b2,
282 03b0,
283 03ae,
284 03ac,
285 03aa,
286 03a7,
287 03a5,
288 03a2,
289 03a0,
290 039d,
291 039b,
292 0399,
293 0397,
294 0394,
295 0391,
296 038f,
297 038c,
298 038a,
299 0388,
300 0385,
301 0382,
302 037f,
303 037d,
304 0379,
305 0377,
306 0374,
307 0372,
308 036e,
309 036c,
310 0369,
311 0366,
312 0363,
313 0360,
314 035d,
315 035a,
316 0357,
317 0354,
318 0351,
319 034e,
320 034a,
321 0347,
322 0344,
323 0340,
324 033d,
325 033a,
326 0336,
327 0333,

328 0330,
329 032d,
330 0329,
331 0325,
332 0322,
333 031e,
334 031b,
335 0317,
336 0314,
337 0311,
338 030d,
339 0309,
340 0304,
341 0301,
342 02ff,
343 02fa,
344 02f5,
345 02f3,
346 02ee,
347 02eb,
348 02e6,
349 02e3,
350 02df,
351 02dc,
352 02d7,
353 02d4,
354 02d0,
355 02cd,
356 02ca,
357 02c6,
358 02c3,
359 02bf,
360 02bb,
361 02b8,
362 02b4,
363 02b1,
364 02ad,
365 02a9,
366 02a6,
367 02a2,
368 029f,
369 029c,
370 0298,
371 0295,
372 0292,
373 028e,
374 028b,
375 0286,
376 0282,
377 027e,
378 027b,
379 0278,
380 0276,
381 0273,
382 0271,
383 0267,
384 0268,
385 0267,
386 0261,
387 0261,
388 025d,
389 025b,
390 0258,
391 0256,
392 0253,
393 0252,
394 024f,
395 024e,
396 024c,

397 024a,
398 0248,
399 0247,
400 0244,
401 0243,
402 0240,
403 023f,
404 023d,
405 023b,
406 0239,
407 0238,
408 0237,
409 0236,
410 0236,
411 0236,
412 0237,
413 0237,
414 0239,
415 023a,
416 023c,
417 023d,
418 023e,
419 023c,

420 023c,
421 0238,
422 023a,
423 0239,
424 0257,
425 0245,
426 0245,
427 024f,
428 024e,
429 0255,
430 0256,
431 025c,
432 025f,
433 0265,
434 0269,
435 0270,
436 0274,
437 027c,
438 0281,
439 0289,
440 028f,
441 0298,
442 029f,

443 02a9,
444 02b1,
445 02bc,
446 02c5,
447 02d1,
448 02db,
449 02e7,
450 02f3,
451 0300,
452 030d,
453 031c,
454 032a,
455 033a,
456 0349,
457 035b,
458 036b,
459 037f,
460 0391,
461 03a6,
462 03ba,
463 03d0,
464 03e6,
465 ace1;

f2_460pt.coe

```
1 ;
2 ; XILINX CORE
3 Generator(tm)Distribut
4 ed Arithmetic FIR
5 filter coefficient
6 (.COE) File
7 ; Generated by
8 MATLAB(R) 7.10 and the
9 Filter Design Toolbox
10 4.7.
11 ;
12 ; Generated on: 04-
13 Apr-2012 11:14:06
14 ;
15 Radix = 16;
16 Coefficient_Width =
17 16;
18 CoefData = 42af,
19 dcf6,
20 e4d2,
21 ead0,
22 ef61,
23 f2dc,
24 f582,
25 f787,
26 f90f,
27 fa3a,
28 fb1c,
29 fbc9,
30 fc4a,
31 fcad,
32 fcf6,
33 fd2e,
34 fd56,
35 fd75,
36 fd8b,
37 fd9c,
38 fda6,
39 fdaf,
40 fdb4,
41 fdb7,
42 fdb8,
43 fdba,
44 fdb9,
45 fdb9,
46 fdb7,
47 fdb6,
48 fdb3,
49 fdb2,
50 fdb0,
51 fdaf,
52 fdac,
53 fdab,
54 fda8,
55 fda8,
56 fda5,
57 fda5,
58 fda3,
59 fda3,
60 fdal,
61 fdal,
62 fda2,
63 fd9b,
64 fdab,
65 fd95,
66 fda3,
67 fda8,
68 fd9e,
69 fd9d,
70 fda6,
71 fdad,
72 fda6,
73 fda3,
74 fda6,
75 fdad,
76 fdb1,
77 fdb1,
78 fdaf,
79 fdb1,
80 fdb5,
81 fdbc,
82 fdc0,
83 fdc3,
84 fdc3,
85 fdc5,
86 fdc9,
87 fdcf,
88 fdd5,
89 fddb,
90 fddf,
91 fde3,
92 fde6,
93 fdea,
94 fdf0,
95 fdf7,
96 fdfe,
97 fe05,
98 fe0b,
99 fe12,
100 fe16,
101 fe1c,
102 fe22,
103 fe2a,
104 fe31,
105 fe3a,
106 fe42,
107 fe4b,
108 fe53,
109 fe58,
110 fe63,
111 fe66,
112 fe71,
113 fe7a,
114 fe81,
115 fe8b,
116 fe97,
117 fea0,
118 fea8,
119 feb4,
120 febe,
121 fec7,
122 fece,
123 fed9,
124 fee4,
125 feef,
126 fef8,
127 ff03,
128 ff0f,
129 ff1c,
130 ff27,
131 ff32,
132 ff3c,
133 ff47,
134 ff53,
135 ff5e,
136 ff69,
137 ff74,
138 ff7f,
139 ff8c,
140 ff99,
141 ffa6,
142 ffb2,
143 ffbf,
144 ffc6,
145 ffd8,
146 ffe5,
147 fff2,
148 fffd,
149 000a,
150 0015,
151 0022,
152 002e,
153 003b,
154 0049,
155 0055,
156 0064,
157 006f,
158 007d,
159 008b,
160 0097,
161 00a6,
162 00b3,
163 00c0,
164 00cb,
165 00d9,
166 00e5,
167 00f1,
168 00fe,
169 010c,
170 0118,
171 0125,
172 0131,
173 013e,
174 014b,
175 0157,
176 0164,
177 0172,
178 017f,
179 018c,
180 0197,
181 01a4,
182 01af,
183 01bc,
184 01c7,
185 01d2,
186 01de,
187 01ea,
188 01f5,
189 0201,
190 020b,
191 0217,
192 0221,
193 022d,
194 0238,
195 0243,
196 024e,
197 0259,
198 0263,
199 026e,
200 0279,
201 0282,
202 028d,
203 0295,
204 029f,
```

205 02a9,
206 02b1,
207 02ba,
208 02c2,
209 02cb,
210 02d2,
211 02dc,
212 02e3,
213 02eb,
214 02f2,
215 02fa,
216 0301,
217 0309,
218 0310,
219 0318,
220 031e,
221 0325,
222 032b,
223 0331,
224 0337,
225 033c,
226 0341,
227 0347,
228 034b,
229 0350,
230 0354,
231 0359,
232 035c,
233 0360,
234 0363,
235 0367,
236 0369,
237 036c,
238 036d,
239 036f,
240 036f,
241 0372,
242 0373,
243 0375,
244 0375,
245 0376,
246 0377,
247 0377,
248 0378,
249 0377,
250 0377,
251 0376,
252 0375,
253 0375,
254 0373,
255 0372,
256 036f,
257 036f,
258 036d,
259 036c,
260 0369,
261 0367,
262 0363,
263 0360,
264 035c,
265 0359,
266 0354,
267 0350,
268 034b,
269 0347,
270 0341,
271 033c,
272 0337,
273 0331,

274 032b,
275 0325,
276 031e,
277 0318,
278 0310,
279 0309,
280 0301,
281 02fa,
282 02f2,
283 02eb,
284 02e3,
285 02dc,
286 02d2,
287 02cb,
288 02c2,
289 02ba,
290 02b1,
291 02a9,
292 029f,
293 0295,
294 028d,
295 0282,
296 0279,
297 026e,
298 0263,
299 0259,
300 024e,
301 0243,
302 0238,
303 022d,
304 0221,
305 0217,
306 020b,
307 0201,
308 01f5,
309 01ea,
310 01de,
311 01d2,
312 01c7,
313 01bc,
314 01af,
315 01a4,
316 0197,
317 018c,
318 017f,
319 0172,
320 0164,
321 0157,
322 014b,
323 013e,
324 0131,
325 0125,
326 0118,
327 010c,
328 00fe,
329 00f1,
330 00e5,
331 00d9,
332 00cb,
333 00c0,
334 00b3,
335 00a6,
336 0097,
337 008b,
338 007d,
339 006f,
340 0064,
341 0055,
342 0049,

343 003b,
344 002e,
345 0022,
346 0015,
347 000a,
348 fffd,
349 fff2,
350 ffe5,
351 ffd8,
352 ffcb,
353 ffbf,
354 ffb2,
355 ffa6,
356 ff99,
357 ff8c,
358 ff7f,
359 ff74,
360 ff69,
361 ff5e,
362 ff53,
363 ff47,
364 ff3c,
365 ff32,
366 ff27,
367 ff1c,
368 ff0f,
369 ff03,
370 fef8,
371 feef,
372 fee4,
373 fed9,
374 fece,
375 fec7,
376 febe,
377 feb4,
378 fea8,
379 fea0,
380 fe97,
381 fe8b,
382 fe81,
383 fe7a,
384 fe71,
385 fe66,
386 fe63,
387 fe58,
388 fe53,
389 fe4b,
390 fe42,
391 fe3a,
392 fe31,
393 fe2a,
394 fe22,
395 fe1c,
396 fe16,
397 fe12,
398 fe0b,
399 fe05,
400 fdfe,
401 fdf7,
402 fdf0,
403 fdea,
404 fde6,
405 fde3,
406 fddf,
407 fddb,
408 fdd5,
409 fdcf,
410 fdc9,
411 fdc5,

412 fdc3,
413 fdc3,
414 fdc0,
415 fdbc,
416 fdb5,
417 fdb1,
418 fdaf,
419 fdb1,
420 fdb1,
421 fdad,
422 fda6,
423 fda3,
424 fda6,
425 fdad,
426 fda6,
427 fd9d,
428 fd9e,
429 fda8,
430 fda3,
431 fd95,
432 fdab,
433 fd9b,
434 fda2,
435 fda1,
436 fda1,
437 fda3,
438 fda3,
439 fda5,
440 fda5,
441 fda8,
442 fda8,
443 fdab,
444 fdac,
445 fdaf,
446 fdb0,
447 fdb2,
448 fdb3,
449 fdb6,
450 fdb7,
451 fdb9,
452 fdb9,
453 fdba,
454 fdb8,
455 fdb7,
456 fdb4,
457 fdaf,
458 fda6,
459 fd9c,
460 fd8b,
461 fd75,
462 fd56,
463 fd2e,
464 fcf6,
465 fca6,
466 fca4a,
467 fbc9,
468 fbb1c,
469 fa3a,
470 f90f,
471 f787,
472 f582,
473 f2dc,
474 ef61,
475 ead0,
476 e4d2,
477 dcf6,
478 42af;

f3_400pt.coe

```
1 ;
2 ; XILINX CORE
3 Generator(tm)Distributed
4 Arithmetic FIR filter
5 coefficient (.COE) File
6 ; Generated by MATLAB(R)
7 7.10 and the Filter
8 Design Toolbox 4.7.
9 ;
10 ; Generated on: 04-Apr-
11 2012 10:35:18
12 ;
13 Radix = 16;
14 Coefficient_Width = 16;
15 CoefData = 6119,
16 ffdd,
17 ffdff,
18 ffe2,
19 ffe7,
20 ffed,
21 fff5,
22 fffd,
23 0008,
24 0012,
25 001f,
26 002c,
27 003b,
28 0049,
29 0059,
30 006a,
31 007b,
32 008c,
33 009f,
34 00b1,
35 00c4,
36 00d6,
37 00e9,
38 00fb,
39 010e,
40 0120,
41 0132,
42 0142,
43 0153,
44 0161,
45 0171,
46 017c,
47 018a,
48 0193,
49 019e,
50 01a3,
51 01ac,
52 01ac,
53 01b4,
54 01a7,
55 01c9,
56 01bd,
57 01a9,
58 01a6,
59 0197,
60 018e,
61 017c,
62 016d,
63 0157,
64 0143,
65 0128,
66 010f,
67 00ef,
68 00d0,
69 00ac,
70 0087,
71 005e,
72 0034,
73 0006,
74 ffd6,
75 ffa3,
76 ff6f,
77 ff37,
78 fefe,
79 fec2,
80 fe84,
81 fe43,
82 fe01,
83 fd8d,
84 fd77,
85 fd2f,
86 fce6,
87 fc9b,
88 fc4f,
89 fc01,
90 fbb3,
91 fb63,
92 fb12,
93 fac2,
94 fa6d,
95 fa20,
96 f9d3,
97 f97b,
98 f92b,
99 f8d7,
100 f887,
101 f834,
102 f7e6,
103 f796,
104 f749,
105 f6fb,
106 f6b1,
107 f667,
108 f620,
109 f5da,
110 f597,
111 f555,
112 f517,
113 f4da,
114 f4a1,
115 f469,
116 f437,
117 f405,
118 f3d9,
119 f3ae,
120 f389,
121 f365,
122 f347,
123 f32b,
124 f315,
125 f301,
126 f2f3,
127 f2e8,
128 f2e2,
129 f2e0,
130 f2e3,
131 f2e9,
132 f2f5,
133 f305,
134 f319,
135 f331,
136 f354,
137 f374,
138 f39d,
139 f3c7,
140 f3f9,
141 f42d,
142 f467,
143 f4a5,
144 f4e8,
145 f52f,
146 f57b,
147 f5ca,
148 f61f,
149 f677,
150 f6d4,
151 f733,
152 f798,
153 f7ff,
154 f86b,
155 f8d9,
156 f94c,
157 f9c1,
158 fa3a,
159 fab4,
160 fb33,
161 fbb3,
162 fc37,
163 fcbb,
164 fd43,
165 fdcc,
166 fe57,
167 fee3,
168 ff71,
169 ffff,
170 008f,
171 011f,
172 01b1,
173 0241,
174 02d3,
175 0362,
176 03f6,
177 0486,
178 0517,
179 05a5,
180 0633,
181 06bf,
182 074b,
183 07d3,
184 085b,
185 08e0,
186 0963,
187 09e3,
188 0a62,
189 0adc,
190 0b55,
191 0bc9,
192 0c3b,
193 0ca9,
194 0d14,
195 0d79,
196 0ddc,
197 0e3a,
198 0e95,
199 0eea,
200 0f3b,
201 0f87,
202 0fcf,
203 1011,
204 1050,
```

205 1088,
206 10bc,
207 10ea,
208 1114,
209 1137,
210 1156,
211 116e,
212 1182,
213 118f,
214 1198,
215 1198,
216 1198,
217 118f,
218 1182,
219 116e,
220 1156,
221 1137,
222 1114,
223 10ea,
224 10bc,
225 1088,
226 1050,
227 1011,
228 0fcf,
229 0f87,
230 0f3b,
231 0eea,
232 0e95,
233 0e3a,
234 0ddc,
235 0d79,
236 0d14,
237 0ca9,
238 0c3b,
239 0bc9,
240 0b55,
241 0adc,
242 0a62,
243 09e3,
244 0963,
245 08e0,
246 085b,
247 07d3,
248 074b,
249 06bf,
250 0633,
251 05a5,
252 0517,
253 0486,
254 03f6,
255 0362,
256 02d3,
257 0241,
258 01b1,
259 011f,
260 008f,
261 ffff,
262 ff71,
263 fee3,
264 fe57,
265 fdcc,
266 fd43,
267 fcbb,
268 fc37,
269 fbb3,
270 fb33,
271 fab4,
272 fa3a,
273 f9c1,

274 f94c,
275 f8d9,
276 f86b,
277 f7ff,
278 f798,
279 f733,
280 f6d4,
281 f677,
282 f61f,
283 f5ca,
284 f57b,
285 f52f,
286 f4e8,
287 f4a5,
288 f467,
289 f42d,
290 f3f9,
291 f3c7,
292 f39d,
293 f374,
294 f354,
295 f331,
296 f319,
297 f305,
298 f2f5,
299 f2e9,
300 f2e3,
301 f2e0,
302 f2e2,
303 f2e8,
304 f2f3,
305 f301,
306 f315,
307 f32b,
308 f347,
309 f365,
310 f389,
311 f3ae,
312 f3d9,
313 f405,
314 f437,
315 f469,
316 f4a1,
317 f4da,
318 f517,
319 f555,
320 f597,
321 f5da,
322 f620,
323 f667,
324 f6b1,
325 f6fb,
326 f749,
327 f796,
328 f7e6,
329 f834,
330 f887,
331 f8d7,
332 f92b,
333 f97b,
334 f9d3,
335 fa20,
336 fa6d,
337 fac2,
338 fbl2,
339 fbb3,
340 fbb3,
341 fc01,
342 fc4f,

343 fc9b,
344 fce6,
345 fd2f,
346 fd77,
347 fd8d,
348 fe01,
349 fe43,
350 fe84,
351 fec2,
352 fefe,
353 ff37,
354 ff6f,
355 ffa3,
356 ffd6,
357 0006,
358 0034,
359 005e,
360 0087,
361 00ac,
362 00d0,
363 00ef,
364 010f,
365 0128,
366 0143,
367 0157,
368 016d,
369 017c,
370 018e,
371 0197,
372 01a6,
373 01a9,
374 01bd,
375 01c9,
376 01a7,
377 01b4,
378 01ac,
379 01ac,
380 01a3,
381 019e,
382 0193,
383 018a,
384 017c,
385 0171,
386 0161,
387 0153,
388 0142,
389 0132,
390 0120,
391 010e,
392 00fb,
393 00e9,
394 00d6,
395 00c4,
396 00b1,
397 009f,
398 008c,
399 007b,
400 006a,
401 0059,
402 0049,
403 003b,
404 002c,
405 001f,
406 0012,
407 0008,
408 fffd,
409 fff5,
410 ffed,
411 ffe7,

```
412 ffe2,  
413 ffd f,  
414 ffd d,  
415 6119;
```


f4_200pts.coe

```

1 ;
2 ; XILINX CORE
3 Generator(tm) Distributed
4 Arithmetic FIR filter
5 coefficient (.COE) File
6 ; Generated by MATLAB(R)
7 7.10 and the Filter
8 Design Toolbox 4.7.
9 ;
10 ; Generated on: 02-Apr-
11 2012 20:07:53
12 ;
13 Radix = 16;
14 Coefficient_Width = 16;
15 CoefData = ad37,
16 2e3a,
17 2435,
18 1d15,
19 1812,
20 1491,
21 1226,
22 107e,
23 0f64,
24 0ea9,
25 0e31,
26 0de2,
27 0db0,
28 0d88,
29 0d68,
30 0d43,
31 0d17,
32 0ce0,
33 0c9c,
34 0c47,
35 0be2,
36 0b68,
37 0add,
38 0a3c,
39 098c,
40 08c5,
41 07f0,
42 0704,
43 060c,
44 04ff,
45 03e7,
46 02bd,
47 018a,
48 0048,
49 ff00,
50 fdad,
51 fc5a,
52 fafe,
53 f9a5,
54 f845,
55 f6ef,
56 f594,
57 f44b,
58 f2fa,
59 flc8,
60 f08b,
61 ef75,
62 ee68,
63 ed53,
64 ec81,
65 ebaa,
66 eae3,
67 ea3c,
68 e9c1,

```

```

69 e957,
70 e901,
71 e8ca,
72 e8bc,
73 e8cc,
74 e8fa,
75 e943,
76 e9a9,
77 ea34,
78 eae2,
79 ebaf,
80 ec9a,
81 ed9c,
82 eebc,
83 eff3,
84 fl48,
85 f2b6,
86 f43d,
87 f5d5,
88 f77e,
89 f934,
90 faf8,
91 fcc8,
92 fea1,
93 0081,
94 0265,
95 0449,
96 062b,
97 0806,
98 09da,
99 0ba2,
100 0d5d,
101 0f07,
102 10a3,
103 122d,
104 13a1,
105 14fd,
106 1639,
107 1761,
108 1862,
109 194c,
110 1a0f,
111 1aaa,
112 1b2c,
113 1b8b,
114 1bbe,
115 1bcd,
116 1bbe,
117 1b8b,
118 1b2c,
119 1aaa,
120 1a0f,
121 194c,
122 1862,
123 1761,
124 1639,
125 14fd,
126 13a1,
127 122d,
128 10a3,
129 0f07,
130 0d5d,
131 0ba2,
132 09da,
133 0806,
134 062b,
135 0449,
136 0265,

```

```

137 0081,
138 fea1,
139 fcc8,
140 faf8,
141 f934,
142 f77e,
143 f5d5,
144 f43d,
145 f2b6,
146 fl48,
147 eff3,
148 eebc,
149 ed9c,
150 ec9a,
151 ebaf,
152 eae2,
153 ea34,
154 e9a9,
155 e943,
156 e8fa,
157 e8cc,
158 e8bc,
159 e8ca,
160 e901,
161 e957,
162 e9c1,
163 ea3c,
164 eae3,
165 ebaa,
166 ec81,
167 ed53,
168 ee68,
169 ef75,
170 f08b,
171 flc8,
172 f2fa,
173 f44b,
174 f594,
175 f6ef,
176 f845,
177 f9a5,
178 fafe,
179 fc5a,
180 fdad,
181 ff00,
182 0048,
183 018a,
184 02bd,
185 03e7,
186 04ff,
187 060c,
188 0704,
189 07f0,
190 08c5,
191 098c,
192 0a3c,
193 0add,
194 0b68,
195 0be2,
196 0c47,
197 0c9c,
198 0ce0,
199 0d17,
200 0d43,
201 0d68,
202 0d88,
203 0db0,
204 0de2,

```

205 0e31,
206 0ea9,
207 0f64,
208 107e,

209 1226,
210 1491,
211 1812,
212 1d15,

213 2435,
214 2e3a,
215 ad37;

f5_101pt.coe

1 ;	40 d74c,	79 eba9,
2 ; XILINX CORE	41 d48e,	80 e56f,
3 Generator(tm)Distributed	42 d29f,	81 dfe6,
4 Arithmetic FIR filter	43 d19d,	82 db26,
5 coefficient (.COE) File	44 d18e,	83 d753,
6 ; Generated by MATLAB(R)	45 d284,	84 d46e,
7 7.10 and the Filter	46 d46e,	85 d284,
8 Design Toolbox 4.7.	47 d753,	86 d18e,
9 ;	48 db26,	87 d19d,
10 ; Generated on: 02-Apr-	49 dfe6,	88 d29f,
11 2012 17:46:19	50 e56f,	89 d48e,
12 ;	51 eba9,	90 d74c,
13 Radix = 16;	52 f263,	91 dacd,
14 Coefficient_Width = 16;	53 f98f,	92 dee8,
15 CoefData = c1c8,	54 0104,	93 e38b,
16 4bcc,	55 0898,	94 e88b,
17 3183,	56 1007,	95 edd9,
18 24cd,	57 1741,	96 f347,
19 1eef,	58 1e20,	97 f8bb,
20 1c6a,	59 2470,	98 fe05,
21 1b5c,	60 29f7,	99 0319,
22 1ac7,	61 2ebe,	100 07d0,
23 1a2b,	62 329e,	101 0c1b,
24 1931,	63 3555,	102 0fdb,
25 17be,	64 371e,	103 1316,
26 15b5,	65 379e,	104 15b5,
27 1316,	66 371e,	105 17be,
28 0fdb,	67 3555,	106 1931,
29 0c1b,	68 329e,	107 1a2b,
30 07d0,	69 2ebe,	108 1ac7,
31 0319,	70 29f7,	109 1b5c,
32 fe05,	71 2470,	110 1c6a,
33 f8bb,	72 1e20,	111 1eef,
34 f347,	73 1741,	112 24cd,
35 edd9,	74 1007,	113 3183,
36 e88b,	75 0898,	114 4bcc,
37 e38b,	76 0104,	115 c1c8;
38 dee8,	77 f98f,	
39 dacd,	78 f263,	

f6_101pt.coe

1 ;	40 0374,	79 eb3f,
2 ; XILINX CORE	41 07e7,	80 f841,
3 Generator(tm)Distributed	42 0d09,	81 0430,
4 Arithmetic FIR filter	43 1219,	82 0de8,
5 coefficient (.COE) File	44 1636,	83 14a5,
6 ; Generated by MATLAB(R)	45 1879,	84 1820,
7 7.10 and the Filter	46 1820,	85 1879,
8 Design Toolbox 4.7.	47 14a5,	86 1636,
9 ;	48 0de8,	87 1219,
10 ; Generated on: 02-Apr-	49 0430,	88 0d09,
11 2012 17:49:20	50 f841,	89 07e7,
12 ;	51 eb3f,	90 0374,
13 Radix = 16;	52 de98,	91 0032,
14 Coefficient_Width = 16;	53 d3d4,	92 fe60,
15 CoefData = 14b0,	54 cc60,	93 fdf8,
16 0176,	55 c97b,	94 feb1,
17 006c,	56 cbd6,	95 001d,
18 fec0,	57 d39f,	96 01ba,
19 fca0,	58 e063,	97 030b,
20 fa57,	59 f10d,	98 03af,
21 f837,	60 040d,	99 036b,
22 f694,	61 177a,	100 0235,
23 f5b1,	62 2950,	101 0032,
24 f5bb,	63 37a4,	102 fdab,
25 f6b9,	64 40ec,	103 fafd,
26 f88f,	65 4422,	104 f88f,
27 fafd,	66 40ec,	105 f6b9,
28 fdab,	67 37a4,	106 f5bb,
29 0032,	68 2950,	107 f5b1,
30 0235,	69 177a,	108 f694,
31 036b,	70 040d,	109 f837,
32 03af,	71 f10d,	110 fa57,
33 030b,	72 e063,	111 fca0,
34 01ba,	73 d39f,	112 fec0,
35 001d,	74 cbd6,	113 006c,
36 feb1,	75 c97b,	114 0176,
37 fdf8,	76 cc60,	115 14b0;
38 fe60,	77 d3d4,	
39 0032,	78 de98,	

f7_101pt.coe

```
1 ;
2 ; XILINX CORE
3 Generator(tm) Distributed
4 Arithmetic FIR filter
5 coefficient (.COE) File
6 ; Generated by MATLAB(R)
7 7.10 and the Filter
8 Design Toolbox 4.7.
9 ;
10 ; Generated on: 02-Apr-
11 2012 17:43:52
12 ;
13 Radix = 16;
14 Coefficient_Width = 16;
15 CoefData = f5a9,
16 fd41,
17 fef2,
18 0131,
19 02cb,
20 02f9,
21 01e9,
22 00a1,
23 0046,
24 013a,
25 02bf,
26 0363,
27 020b,
28 fed4,
29 fb3e,
30 f952,
31 fa51,
32 fdd1,
33 01e4,
34 044b,
35 03fe,
36 01df,
37 002b,
38 00d0,
39 03e5,
40 074f,
41 0802,
42 0427,
43 fcb1,
44 f52c,
45 f1bd,
46 f477,
47 fbce,
48 035f,
49 06cb,
50 04c0,
51 0024,
52 fe63,
53 037e,
54 0e8f,
55 1924,
56 1a70,
57 0cd4,
58 f282,
59 d608,
60 c5d1,
61 cc9b,
62 eafb,
63 15c8,
64 3ac1,
65 494c,
66 3ac1,
67 15c8,
68 eafb,
69 cc9b,
70 c5d1,
71 d608,
72 f282,
73 0cd4,
74 1a70,
75 1924,
76 0e8f,
77 037e,
78 fe63,
79 0024,
80 04c0,
81 06cb,
82 035f,
83 fbce,
84 f477,
85 f1bd,
86 f52c,
87 fcb1,
88 0427,
89 0802,
90 074f,
91 03e5,
92 00d0,
93 002b,
94 01df,
95 03fe,
96 044b,
97 01e4,
98 fdd1,
99 fa51,
100 f952,
101 fb3e,
102 fed4,
103 020b,
104 0363,
105 02bf,
106 013a,
107 0046,
108 00a1,
109 01e9,
110 02f9,
111 02cb,
112 0131,
113 fef2,
114 fd41,
115 f5a9
```

f8_101pt.coe

```
1 ;
2 ; XILINX CORE
3 Generator(tm) Distributed
4 Arithmetic FIR filter
5 coefficient (.COE) File
6 ; Generated by MATLAB(R)
7 7.10 and the Filter
8 Design Toolbox 4.7.
9 ;
10 ; Generated on: 02-Apr-
11 2012 17:03:57
12 ;
13 Radix = 16;
14 Coefficient_Width = 16;
15 CoefData = 0222,
16 ffe7,
17 0035,
18 00ab,
19 ff72,
20 fdb0,
21 fef9,
22 021d,
23 021f,
24 ff7a,
25 ff11,
26 0021,
27 fe84,
28 fd10,
29 009b,
30 0466,
31 01e3,
32 fde5,
33 fee6,
34 ffd0,
35 fc63,
36 fcd9,
37 04a0,
38 0758,
39 ffb4,
40 faff,
41 fec8,
42 fecb,
43 fa09,
44 ff9e,
45 0bbf,
46 088c,
47 f967,
48 f73d,
49 ff9c,
50 fcb1,
51 f84b,
52 0894,
53 174c,
54 0431,
55 ea59,
56 f297,
57 02f6,
58 f7d1,
59 f9c4,
60 2924,
61 3650,
62 dff6,
63 93e3,
64 dcec,
65 6760,
66 6760,
67 dcec,
68 93e3,
69 dff6,
70 3650,
71 2924,
72 f9c4,
73 f7d1,
74 02f6,
75 f297,
76 ea59,
77 0431,
78 174c,
79 0894,
80 f84b,
81 fcb1,
82 ff9c,
83 f73d,
84 f967,
85 088c,
86 0bbf,
87 ff9e,
88 fa09,
89 fecb,
90 fec8,
91 faff,
92 ffb4,
93 0758,
94 04a0,
95 fcd9,
96 fc63,
97 ffd0,
98 fee6,
99 fde5,
100 01e3,
101 0466,
102 009b,
103 fd10,
104 fe84,
105 0021,
106 ff11,
107 ff7a,
108 021f,
109 021d,
110 fef9,
111 fdb0,
112 ff72,
113 00ab,
114 0035,
115 ffe7,
116 0222;
```

f9_101pt.coe

1 ;	40 0028,	79 0431,
2 ; XILINX CORE	41 fd76,	80 02b3,
3 Generator(tm)Distributed	42 002d,	81 fc1d,
4 Arithmetic FIR filter	43 02e1,	82 fe2a,
5 coefficient (.COE) File	44 ff65,	83 038f,
6 ; Generated by MATLAB(R)	45 fcc7,	84 0127,
7 7.10 and the Filter Design	46 0127,	85 fcc7,
8 Toolbox 4.7.	47 038f,	86 ff65,
9 ;	48 fe2a,	87 02e1,
10 ; Generated on: 02-Apr-	49 fc1d,	88 002d,
11 2012 16:53:42	50 02b3,	89 fd76,
12 ;	51 0431,	90 0028,
13 Radix = 16;	52 fc32,	91 0234,
14 Coefficient_Width = 16;	53 fb87,	92 ff98,
15 CoefData = fff4,	54 0540,	93 fe1f,
16 0143,	55 04b9,	94 0096,
17 0008,	56 f8c4,	95 0193,
18 ff86,	57 fb10,	96 ff4b,
19 0012,	58 0a32,	97 feb5,
20 008f,	59 051b,	98 00c6,
21 ffd7,	60 f0c1,	99 0108,
22 ff5d,	61 fac5,	100 ff33,
23 0047,	62 1a86,	101 ff33,
24 00b4,	63 054f,	102 00cb,
25 ff94,	64 ae8a,	103 0099,
26 ff3e,	65 7aab,	104 ff3e,
27 0099,	66 ae8a,	105 ff94,
28 00cb,	67 054f,	106 00b4,
29 ff33,	68 1a86,	107 0047,
30 ff33,	69 fac5,	108 ff5d,
31 0108,	70 f0c1,	109 ffd7,
32 00c6,	71 051b,	110 008f,
33 feb5,	72 0a32,	111 0012,
34 ff4b,	73 fb10,	112 ff86,
35 0193,	74 f8c4,	113 0008,
36 0096,	75 04b9,	114 0143,
37 fe1f,	76 0540,	115 fff4;
38 ff98,	77 fb87,	
39 0234,	78 fc32,	

Appendix D: Cost and Scheduling

Table 12: Bill of Materials and Total Cost

Component	Manufacturer	Distrib	Ref Name	Qty Req'd	Ordered	Extended Price
1N914A	FSC	none	D74 D73	2	2	\$ -
3MM_LED_RED	Kingbright	Mouser	D1-D72	72	100	\$ 9.00
AWHW40G-0202-T-R	Assmann WSW Components	Digi-Key	J1	1	1	\$ 0.95
CB2518T4R7M	TaiyoYuden	Digi-Key	L1	1	3	\$ 0.42
GRM21BF51A106ZE15L	Murata	Digi-Key	C23 C10 C12 C24 C26 C27 C28 C29	8	10	\$ 4.78
GRM219R71C104KA01D	Murata	Digi-Key	C22 C4 C3 C1 C2 C5 C6 C7 C8 C9	10	20	\$ 6.12
PS30-10PB10BR10K	TT Electronics/BI	Digi-Key	R6 R9 R12 R15 R18 R21 R24 R27 R30	9	10	\$ 10.54
71600-040LF	FCI	Digi-Key		1	2	\$ 4.22
RC0805FR-071KL_1	Yageo	Digi-Key	R8 R11 R14 R17 R20 R23 R26 R29 R32 R33 R36	11	20	\$ 0.40
RC0805FR-071M62L_1	Yageo	Digi-Key	R38	1	10	\$ 0.20
RC0805FR-072KL_1	Yageo	Digi-Key	R1 R2 R3 R4 R5	5	10	\$ 0.20
RC0805FR-078K2L_1	Yageo	Digi-Key	R7 R10 R13 R16 R19 R22 R25 R28 R31 R34 R37	11	20	\$ 0.40
RC0805FR-0710KL_1	Yageo	Digi-Key	R35	1	10	\$ 0.20
RC0805FR-0718OKL_1	Yageo	Digi-Key	R39	1	10	\$ 0.20
SN74LVCH16244ADGGRG4	Texas Instruments	TI	U1	1	3	\$ -
TLC541IDW	Texas Instruments	TI	U13	1	3	\$ -
TLC59281DBQR	Texas Instruments	TI	U2 U3 U4 U5 U6	5	9	\$ -
TLV1117-33CDCYR	Texas Instruments	TI	U7 U8	2	3	\$ -
TPS61072DDCRG4	Texas Instruments	TI	U14	1	3	\$ -
TPSB107K006R0250	Texas Instruments	Digi-Key	C11 C13 C25	3	6	\$ 4.56
Digikey Shipping & Tax	USPS	Digi-Key		1	1	\$ 5.61
Mouser Shipping & Tax	USPS	Mouser		1	1	\$ 8.76
Custom PCB (incl ship and tax)	Advance Circuits	Advanced Circuits		1	1	\$ 61.70
68-pin SCSI cable	Maddison Cable Corp	Halted Specialties		1	1	\$ 5.00
Digilent Atlys (incl ship and tax)	Digilent	Halted Specialties		1	1	\$ 210.45
Misc cables	Various	Halted Specialties		1	1	\$ 15.00
Total						\$ 348.71

Table 13: Gantt chart showing actual project progress

Month	April					May				June			
Week (starting Monday)	22	9	16	23	30	7	14	21	28	4	11	18	25
Component selection													
Firmware development													
Schematic design													
PCB Layout													
Hardware assembly and test													
Firmware test													
Design filters													
Final system integration													
Test and tweak													
Documentation													

Appendix E: References

- [1] Ashok Ambardar, *Analog and Digital Signal Processing*, 2nd ed. Pacific Grove, California: Brooks/Cole Publishing Company, 1999.
- [2] et al Kitazato, Digital Graphic Equalizer, Patent # 4,661,982, 1987.
- [3] Digilent Incorporated. (2011, February) Atlys C2 Reference Manual. [Online]. www.digilentinc.com
- [4] Kingbright. (2011, March) T-1 (3mm) Solid State Lamp WP710A10SRC/E, Datasheet. [Online]. www.kingbrightusa.com
- [5] Texas Instruments, Incorporated. (2011, January) TLC59281 16-Channel, Constant-Current LED Driver, Datasheet. [Online]. www.ti.com
- [6] Michael Leddige. (2006, December) Transmission Line Basics II - Class 6. [Online]. www.intel.com
- [7] Texas Instruments, Incorporated. (2001, June) TLC541L 8-BIT Analog-to-Digital Converters with Serial Control and 11 Inputs, Datasheet. [Online]. www.ti.com
- [8] TT Electronics. (2009, December) Model PSxx Slide Potentiometer, Datasheet. [Online]. www.bitechnologies.com
- [9] Digilent, Incorporated. (2010, June) Digilent Incorporated Web Site. [Online]. www.digilentinc.com
- [10] Xilinx, Incorporated. (2011, October) Spartan-6 FPGA Data Sheet: DC and Switching Characteristics, Datasheet. [Online]. www.xilinx.com
- [11] Texas Instruments, Incorporated. (2010, August) TLV1117, Adjustable and Fixed Low-Dropout Voltage Regulator, Datasheet. [Online]. www.ti.com
- [12] Xilinx, Incorporated. (2011, October) LogiCORE IP FIR Compiler v5.0, Datasheet. [Online]. www.xilinx.com

- [13] Xilinx, Incorporated. (2011, May) Spartan-6 FPGA Clocking Resources. [Online]. www.xilinx.com
- [14] Intel Corporation. (2000, september) Audio Codec '97, White Paper. [Online]. www.intel.com
- [15] Texas Instruments, Incorporated. (2005, November) SN74LVCH16244A 16-bit Buffer/Driver with 3-state Outputs, Datasheet. [Online]. www.ti.com
- [16] National Semiconductor Corporation. (2002, December) LM4550 AC '97 Rev 2.1 Multi-Channel Audio Codec with Stereo Headphone Amplifier, Sample Rate Conversion and National 3D Sound, Datasheet. [Online]. www.national.com