Postprint version. Published in 2010 18th IEEE Annual International Symposium on Field- Programmable Custom Computing Machines (FCCM) Proceedings: Charlotte, NC, May 2, 2010, pages 29-32.
NOTE: At the time of publication, the author Bridget Benson was not yet affiliated with Cal Poly.
The definitive version is available at https://doi.org/10.1109/FCCM.2010.50.
This paper presents a hardware architecture for increased performance of color classification. In our architecture, color classification, based on an AdaBoost algorithm, identifies a pixel as having the color of interest or not. We designed the proposed architecture using Verilog HDL and implemented the design in a Xilinx Virtex-5 FPGA. The architecture for color classification can have 598 times performance improvement over an equivalent software solution and 1.9 times performance improvement over the leading hardware color classifier.
Electrical and Computer Engineering
Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.